Mo LI


Power-Supply-Noise-Aware Timing Analysis and Test Pattern Regeneration
Cheng-Yu HAN Yu-Ching LI Hao-Tien KAN James Chien-Mo LI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2016/12/01
Vol. E99-A  No. 12  pp. 2320-2327
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: 
Keyword: 
IR-droppower-supply-noisetiming analysistesting
 Summary | Full Text:PDF

Opportunistic Network Coding for the Two-Way Relay Channel Based on Coded Cooperation
Xinyi ZHONG Youyun XU Mo LI 
Publication:   IEICE TRANSACTIONS on Communications
Publication Date: 2012/03/01
Vol. E95-B  No. 3  pp. 980-982
Type of Manuscript:  LETTER
Category: Fundamental Theories for Communications
Keyword: 
network codingerror control codingcoded cooperationfading channels
 Summary | Full Text:PDF

Network Selection for Cognitive Radio Based on Fuzzy Learning
Mo LI Youyun XU Ruiqin MIAO 
Publication:   IEICE TRANSACTIONS on Communications
Publication Date: 2011/12/01
Vol. E94-B  No. 12  pp. 3490-3497
Type of Manuscript:  PAPER
Category: Wireless Communication Technologies
Keyword: 
cognitive radioheterogeneousnetwork selectionfuzzy logicQ-Learning
 Summary | Full Text:PDF

Diagnosis of Timing Faults in Scan Chains Using Single Excitation Patterns
James Chien-Mo LI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2005/04/01
Vol. E88-A  No. 4  pp. 1024-1030
Type of Manuscript:  PAPER
Category: VLSI Design Technology and CAD
Keyword: 
diagnosisdesign for testabilitydelay fault testing
 Summary | Full Text:PDF

A Design for Testability Technique for Low Power Delay Fault Testing
James Chien-Mo LI 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2004/04/01
Vol. E87-C  No. 4  pp. 621-628
Type of Manuscript:  Special Section PAPER (Special Section on Low-Power System LSI, IP and Related Technologies)
Category: 
Keyword: 
testability technology (design for testability)delay fault testinglow powerASIC
 Summary | Full Text:PDF