IEICE Trans

Ming-Hwa SHEU

Low Complexity and Low Power Sense-Amplifier Based Flip-Flop Design Po-Yu KUO Chia-Hsin HSIEH Jin-Fa LIN Ming-Hwa SHEU Yi-Ting HUNG
Publication: Publication Date: 2019/11/01 Vol. E102-C No. 11 pp. 833-838 Type of Manuscript: PAPER Category: Electronic Circuits Keyword: low power, sense-amplifier, flip-flop, pass transistor logic,
	Summary \| Full Text:PDF

A Fast Non-Overlapping Multi-Camera People Re-Identification Algorithm and Tracking Based on Visual Channel Model Chi-Chia SUN Ming-Hwa SHEU Jui-Yang CHI Yan-Kai HUANG
Publication: Publication Date: 2019/07/01 Vol. E102-D No. 7 pp. 1342-1348 Type of Manuscript: PAPER Category: Image Processing and Video Processing Keyword: multi-camera, people re-identification, visual channel model, embedded,
	Summary \| Full Text:PDF

Efficient Reverse Converter Design for New Adaptable Four-Moduli Set {2^{n + k}, 2ⁿ + 1, 2ⁿ - 1, 2²ⁿ + 1} Ming-Hwa SHEU Yuan-Ching KUO Su-Hon LIN Siang-Min SIAO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2013/07/01 Vol. E96-A No. 7 pp. 1571-1578 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: adaptable moduli set, Chinese Remainder Theorem, dynamic range, reverse converter, residue number system,
	Summary \| Full Text:PDF \| (Errata[Uploaded on January 1,2014])

A Low Complexity Dual-Mode Pulse-Triggered Flip-Flop Design Based on Unified AND/XNOR Logic Jin-Fa LIN Yin-Tshung HWANG Ming-Hwa SHEU
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2010/12/01 Vol. E93-A No. 12 pp. 2755-2757 Type of Manuscript: LETTER Category: Circuit Theory Keyword: pulse-triggered, flip-flop, pass transistor logic,
	Summary \| Full Text:PDF

Low Power Pulse Generator Design Using Hybrid Logic Jin-Fa LIN Yin-Tsung HWANG Ming-Hwa SHEU
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2010/06/01 Vol. E93-A No. 6 pp. 1266-1268 Type of Manuscript: LETTER Category: Circuit Theory Keyword: pulse generator, Flip-Flop, hybrid logic,
	Summary \| Full Text:PDF

A Low Complexity Low Power Signal Transition Detector Design for Self-Timed Circuits Jin-Fa LIN Yin-Tsung HWANG Ming-Hwa SHEU
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2010/04/01 Vol. E93-A No. 4 pp. 843-845 Type of Manuscript: LETTER Category: Circuit Theory Keyword: signal transition detection, pulse generation, self-timed circuit, low power,
	Summary \| Full Text:PDF

Low Complexity Dual-Mode Pulse Generator Designs Jin-Fa LIN Yin-Tsung HWANG Ming-Hwa SHEU
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/07/01 Vol. E91-A No. 7 pp. 1812-1815 Type of Manuscript: LETTER Category: Circuit Theory Keyword: pulse generator, Flip-Flop, dual mode triggering,
	Summary \| Full Text:PDF

Efficient VLSI Design of Residue-to-Binary Converter for the Moduli Set (2ⁿ, 2ⁿ⁺¹ - 1, 2ⁿ - 1) Su-Hon LIN Ming-Hwa SHEU Chao-Hsiang WANG
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2008/07/01 Vol. E91-D No. 7 pp. 2058-2060 Type of Manuscript: LETTER Category: Computer Systems Keyword: residue number system (RNS), residue-to-binary converter, moduli set, VLSI design,
	Summary \| Full Text:PDF

Area-Time Efficient Modulo 2ⁿ-1 Adder Design Using Hybrid Carry Selection Su-Hon LIN Ming-Hwa SHEU
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2008/02/01 Vol. E91-D No. 2 pp. 361-362 Type of Manuscript: LETTER Category: Computer Components Keyword: residue number system, hybrid carry selection, modulo 2ⁿ-1 adder, architecture,
	Summary \| Full Text:PDF