|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
FOREWORD Michitaka KAMEYAMA | Publication: IEICE TRANSACTIONS on Information and Systems
Publication Date: 2010/08/01
Vol. E93-D
No. 8
pp. 2025-2025
Type of Manuscript:
FOREWORD Category: Keyword:
| | Summary | Full Text:PDF | |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
FOREWORD Michitaka KAMEYAMA | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 2007/10/01
Vol. E90-C
No. 10
pp. 1849-1849
Type of Manuscript:
FOREWORD Category: Keyword:
| | Summary | Full Text:PDF | |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
FOREWORD Michitaka KAMEYAMA | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1994/07/25
Vol. E77-C
No. 7
pp. 1021-1022
Type of Manuscript:
FOREWORD Category: Keyword:
| | Summary | Full Text:PDF | |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Highly Parallel Collision Detection Processor for Intelligent Robots Michitaka KAMEYAMA Tadao AMADA Tatsuo HIGUCHI | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1992/04/25
Vol. E75-C
No. 4
pp. 398-404
Type of Manuscript:
Special Section PAPER (Joint Special Issue on the 1991 VLSI Circuits Symposium) Category: Keyword:
| | Summary | Full Text:PDF | |
|
Design of a Matrix Multiply-Addition VLSI Processor for Robot Inverse Dynamics Computation Somchai KITTICHAIKOONKIT Michitaka KAMEYAMA Tatsuo HIGUCHI | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1991/11/25
Vol. E74-C
No. 11
pp. 3819-3828
Type of Manuscript:
Special Section PAPER (Special Issue on the High Performance ASIC and Microprocessor) Category: Dedicated Processors Keyword:
| | Summary | Full Text:PDF | |
|
A Special-Purpose LSI for Inverse Kinematics Computation Michitaka KAMEYAMA Takao MATSUMOTO Hideki EGAMI Tatsuo HIGUCHI | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1991/11/25
Vol. E74-C
No. 11
pp. 3829-3837
Type of Manuscript:
Special Section PAPER (Special Issue on the High Performance ASIC and Microprocessor) Category: Dedicated Processors Keyword:
| | Summary | Full Text:PDF | |
|
A VLSI-Oriented Digital Signal Processor Based on Pulse-Train Residue Arithmetic Circuit with a Multiplier Michitaka KAMEYAMA Oluwole ADEGBENRO Tatsuo HIGUCHI | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1985/01/25
Vol. E68-E
No. 1
pp. 14-21
Type of Manuscript:
PAPER Category: Signal Processing Keyword:
| | Summary | Full Text:PDF | |
|