Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2015/12/01 Vol. E98-ANo. 12pp. 2614-2624 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Device and Circuit Modeling and Analysis Keyword: 3-D IC, delay, through silicon via, sensitivity analysis,
Fault Diagnosis and Reconfiguration Method for Network-on-Chip Based Multiple Processor Systems with Restricted Private Memories Masashi IMAITomohiro YONEDA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/12/01 Vol. E89-ANo. 12pp. 3519-3528 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Circuit Synthesis Keyword: delay variation, dual-rail asynchronous circuit, functional unit, unflip-bit control,
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2003/12/01 Vol. E86-DNo. 12pp. 2553-2562 Type of Manuscript: Special Section PAPER (Special Issue on Dependable Computing) Category: Dependable Software Keyword: checkpointing, rollback-recovery, cluster system, high availability,
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2001/02/01 Vol. E84-CNo. 2pp. 229-237 Type of Manuscript: Special Section PAPER (Special Issue on Low-Power High-Performance VLSI Processors and Technologies) Category: Keyword: asynchronous, superscalar processor, cascade ALU, fine grain pipeline,