| Masakazu YAMASHINA
|
|
|
|
|
|
|
|
|
|
|
A Current Direction Sense Technique for Multiport SRAM's Masanori IZUMIKAWA Masakazu YAMASHINA | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1996/07/25
Vol. E79-C
No. 7
pp. 957-962
Type of Manuscript:
Special Section PAPER (Special Issue on the 1995 Symposium on VLSI Circuits (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.31, No.4 April 1996)) Category: Memory Keyword:
| | Summary | Full Text:PDF | |
|
Capacitance Coupling Immune, Transient Sensitive Accelerator for Resistive Interconnect Signals of Subquarter Micron ULSI Tomofumi IIMA Masayuki MIZUNO Tadahiko HORIUCHI Masakazu YAMASHINA | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1996/07/25
Vol. E79-C
No. 7
pp. 942-947
Type of Manuscript:
Special Section PAPER (Special Issue on the 1995 Symposium on VLSI Circuits (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.31, No.4 April 1996)) Category: Interface Circuits Keyword:
| | Summary | Full Text:PDF | |
|
A PLL-Based Programmable Clock Generator with 50-to 350-MHz Oscillating Range for Video Signal Processors Junichi GOTO Masakazu YAMASHINA Toshiaki INOUE Benjamin S. SHIH Youichi KOSEKI Tadahiko HORIUCHI Nobuhisa HAMATAKE Kouichi KUMAGAI Tadayoshi ENOMOTO Hachiro YAMADA | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1994/12/25
Vol. E77-C
No. 12
pp. 1951-1956
Type of Manuscript:
Special Section PAPER (Special Issue on Multimedia, Analog and Processing LSIs) Category: Processor Interfaces Keyword: electronic circuits, clock generator, PLL, frequency multiplication, VCO, VCO gain, jitter, pull-in range, CMOS, VSP, | | Summary | Full Text:PDF | |
|
An MOS Current Mode Logic (MCML) Circuit for Low-Power Sub-GHz Processors Masakazu YAMASHINA Hachiro YAMADA | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1992/10/25
Vol. E75-C
No. 10
pp. 1181-1187
Type of Manuscript:
Special Section PAPER (Special Issue on Microprocessors) Category: Low-Voltage Operation Keyword: current mode logic, low power, high speed, MOS, | | Summary | Full Text:PDF | |
|
|