Masahiro FUKUI


A New Algorithm for Reducing Components of a Gaussian Mixture Model
Naoya YOKOYAMA Daiki AZUMA Shuji TSUKIYAMA Masahiro FUKUI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2016/12/01
Vol. E99-A  No. 12  pp. 2425-2434
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: 
Keyword: 
Gaussian mixture modelreduction of componentsnormalized integral square errorsensitivitystatistical method
 Summary | Full Text:PDF

FOREWORD
Masahiro FUKUI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2016/07/01
Vol. E99-A  No. 7  pp. 1277-1277
Type of Manuscript:  FOREWORD
Category: 
Keyword: 
 Summary | Full Text:PDF

FOREWORD
Masahiro FUKUI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2015/12/01
Vol. E98-A  No. 12  pp. 2483-2483
Type of Manuscript:  FOREWORD
Category: 
Keyword: 
 Summary | Full Text:PDF

Adaptive Spectral Masking of AVQ Coding and Sparseness Detection for ITU-T G.711.1 Annex D and G.722 Annex B Standards
Masahiro FUKUI Shigeaki SASAKI Yusuke HIWASAKI Kimitaka TSUTSUMI Sachiko KURIHARA Hitoshi OHMURO Yoichi HANEDA 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2014/05/01
Vol. E97-D  No. 5  pp. 1264-1272
Type of Manuscript:  PAPER
Category: Speech and Hearing
Keyword: 
speech and audio codingstandardizationITU-T G.711.1 Annex DITU-T G.722 Annex Bsuper-wideband (SWB) extensionalgebraic vector quantization (AVQ)
 Summary | Full Text:PDF

Fast and Accurate Architecture Exploration for High Performance and Low Energy VLIW Data-Path
Ittetsu TANIGUCHI Kohei AOKI Hiroyuki TOMIYAMA Praveen RAGHAVAN Francky CATTHOOR Masahiro FUKUI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2014/02/01
Vol. E97-A  No. 2  pp. 606-615
Type of Manuscript:  PAPER
Category: VLSI Design Technology and CAD
Keyword: 
design space explorationarchitecture explorationvery long instruction-set word (VLIW) processorgenetic algorithm (GA)
 Summary | Full Text:PDF

A New Delay Distribution Model with a Half Triangular Distribution for Statistical Static Timing Analysis
Shuji TSUKIYAMA Masahiro FUKUI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2013/12/01
Vol. E96-A  No. 12  pp. 2542-2552
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Device and Circuit Modeling and Analysis
Keyword: 
distribution modelhalf triangular distributionlong-term degradationsstatistical maximummixture modelnon-Gaussian distr ibutionstatistical static timing analysis
 Summary | Full Text:PDF

Network Topology and Battery Size Exploration for Decentralized Energy Network with MIP Base Power Flow Optimization
Ittetsu TANIGUCHI Kazutoshi SAKAKIBARA Shinya KATO Masahiro FUKUI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2013/07/01
Vol. E96-A  No. 7  pp. 1617-1624
Type of Manuscript:  PAPER
Category: General Fundamentals and Boundaries
Keyword: 
design optimizationmixed integer programming (MIP)combinatorial optimization problemsmart grid
 Summary | Full Text:PDF

A Statistical Maximum Algorithm for Gaussian Mixture Models Considering the Cumulative Distribution Function Curve
Shuji TSUKIYAMA Masahiro FUKUI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2011/12/01
Vol. E94-A  No. 12  pp. 2528-2536
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Device and Circuit Modeling and Analysis
Keyword: 
statistical maximumGaussian mixture modelcumulative distribution function curvestatistical static timing analysis
 Summary | Full Text:PDF

An Efficient Algorithm for RTL Power Macro-Modeling and Library Building
Masaaki OHTSUKI Masato KAWAI Masahiro FUKUI 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2009/04/01
Vol. E92-C  No. 4  pp. 500-507
Type of Manuscript:  Special Section PAPER (Special Section on Low-Leakage, Low-Voltage, Low-Power and High-Speed Technologies for System LSIs in Deep-Submicron Era)
Category: 
Keyword: 
power macro modelpower consumption estimationpower model libraryLUT
 Summary | Full Text:PDF

A Power Grid Optimization Algorithm by Observing Timing Error Risk by IR Drop
Yoshiyuki KAWAKAMI Makoto TERAO Masahiro FUKUI Shuji TSUKIYAMA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2008/12/01
Vol. E91-A  No. 12  pp. 3423-3430
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Physical Level Design
Keyword: 
power grid optimizationtiming violationcritical pathprocess variationIR drop
 Summary | Full Text:PDF

A Power Modeling and Optimization Scheme for Future Ultra Small Size Electric Systems
Masahiro FUKUI Sayaka IWAKOSHI Tatsuya KOYAGI 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2007/10/01
Vol. E90-C  No. 10  pp. 1900-1908
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Technology toward Frontiers of New Market)
Category: Low-Power and High-Performance VLSI Circuit Technology
Keyword: 
system operated by batterylow powerpower dissipation modelbattery model
 Summary | Full Text:PDF

An Algorithm for Statistical Static Timing Analysis Considering Correlations between Delays
Shuji TSUKIYAMA Masakazu TANAKA Masahiro FUKUI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2001/11/01
Vol. E84-A  No. 11  pp. 2746-2754
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Timing Analysis
Keyword: 
static timing analysisstatistical approachcorrelationnormal distributionCMOS combinatorial circuits
 Summary | Full Text:PDF

WSSA: A High Performance Simulated Annealing and Its Application to Transistor Placement
Shunji SAIKA Masahiro FUKUI Masahiko TOYONAGA Toshiro AKINO 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2000/12/25
Vol. E83-A  No. 12  pp. 2584-2591
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Layout Synthesis
Keyword: 
simulated annealingtemperature schedulingphase transitionplacement optimizationcell synthesis
 Summary | Full Text:PDF

Layout Abstraction and Technology Retargeting for Leaf Cells
Masahiro FUKUI Noriko SHINOMIYA Syunji SAIKA Toshiro AKINO Shigeo KUNINOBU 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1998/12/25
Vol. E81-A  No. 12  pp. 2492-2500
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Layout Optimization
Keyword: 
technology retargetinglayout abstractionlayout synthesiscell synthesis
 Summary | Full Text:PDF

Design Optimization by Using Flexible Pipelined Modules
Masahiro FUKUI Masakazu TANAKA Masaharu IMAI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1998/12/25
Vol. E81-A  No. 12  pp. 2521-2528
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Timing Verification and Optimization
Keyword: 
pipelinedesign tuningmodule generation
 Summary | Full Text:PDF

A Pin Assignment and Global Routing Algorithm for Floorplanning
Takahiro SHIOHARA Masahiro FUKUI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1998/08/25
Vol. E81-A  No. 8  pp. 1725-1732
Type of Manuscript:  PAPER
Category: VLSI Design Technology and CAD
Keyword: 
floorplanpin assignmentglobal routemaximum flow algorithm
 Summary | Full Text:PDF

A Two-Dimensional Transistor Placement Algorithm for Cell Synthesis and Its Application to Standard Cells
Shunji SAIKA Masahiro FUKUI Noriko SHINOMIYA Toshiro AKINO Shigeo KUNINOBU 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1997/10/25
Vol. E80-A  No. 10  pp. 1883-1891
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: 
Keyword: 
cell layoutcell synthesistransistor placementtwo-dimensional placement
 Summary | Full Text:PDF