Publication: Publication Date: 2021/06/01 Vol. E104-CNo. 6pp. 237-246 Type of Manuscript: Special Section PAPER (Special Section on Low-Power and High-Speed Chips) Category: Keyword: HPC, performance, power, profiling, modeling, capping,
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2016/12/01 Vol. E99-DNo. 12pp. 2881-2890 Type of Manuscript: Special Section PAPER (Special Section on Parallel and Distributed Computing and Networking) Category: Architecture Keyword: Networks-on-Chip, performance, energy efficiency, optimization, selection,
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2016/08/01 Vol. E99-CNo. 8pp. 926-935 Type of Manuscript: Special Section PAPER (Special Section on Low-Power and High-Speed Chips) Category: Keyword: energy conservation, power gating, operating system, microprocessor,
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2015/07/01 Vol. E98-CNo. 7pp. 559-568 Type of Manuscript: Special Section PAPER (Special Section on Low-Power and High-Speed Chips) Category: Keyword: energy conservation, power gating, operating system, Linux,
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2013/08/01 Vol. E96-DNo. 8pp. 1645-1653 Type of Manuscript: Special Section PAPER (Special Section on Reconfigurable Systems) Category: Architecture Keyword: many-core processor, evaluation platform, prototyping, FPGA,
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/12/01 Vol. E89-ANo. 12pp. 3519-3528 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Circuit Synthesis Keyword: delay variation, dual-rail asynchronous circuit, functional unit, unflip-bit control,
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2003/12/01 Vol. E86-DNo. 12pp. 2553-2562 Type of Manuscript: Special Section PAPER (Special Issue on Dependable Computing) Category: Dependable Software Keyword: checkpointing, rollback-recovery, cluster system, high availability,
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2003/04/01 Vol. E86-CNo. 4pp. 580-588 Type of Manuscript: Special Section PAPER (Special Issue on High-Performance, Low-Power System LSIs and Related Technologies) Category: Architecture and Algorithms Keyword: processor architecture, cache, on-chip memory, way activation, memory traffic,