|
| Kuo-Hsing CHENG
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
A Fast-Lock DLL with Power-On Reset Circuit
Kuo-Hsing CHENG Yu-Lung LO Shu-Yu JIANG | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2004/09/01
Vol. E87-A
No. 9
pp. 2210-2220
Type of Manuscript:
Special Section PAPER (Special Section on Nonlinear Theory and its Applications)
Category:
Keyword:
DLL, PLL, POR, fast lock, multiphase outputs, | | | Summary | Full Text:PDF(1.2MB) | |
|
Circuit Analysis and Design of Low-Power CMOS Tapered Buffer
Kuo-Hsing CHENG Wei-Bin YANG | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 2003/05/01
Vol. E86-C
No. 5
pp. 850-858
Type of Manuscript:
PAPER
Category: Electronic Circuits
Keyword:
CMOS buffer, inverted-delay-unit, LPID, split-path, LBFS, low-swing bootstrapped, charge-transfer, feedback-controlled, split-path, CRFS, power-delay product, | | | Summary | Full Text:PDF(1.2MB) | |
|
|