|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Optimal Parallel Algorithms for Computing the Sum, the Prefix-Sums, and the Summed Area Table on the Memory Machine Models Koji NAKANO | Publication: IEICE TRANSACTIONS on Information and Systems
Publication Date: 2013/12/01
Vol. E96-D
No. 12
pp. 2626-2634
Type of Manuscript:
Special Section PAPER (Special Section on Parallel and Distributed Computing and Networking) Category: Keyword: memory machine models, prefix-sums computation, parallel algorithm, GPU, CUDA, | | Summary | Full Text:PDF | |
|
|
|
|
|
|
|
|
|
|
|
FOREWORD Akihiro FUJIWARA Koji NAKANO Hong CHEN | Publication: IEICE TRANSACTIONS on Information and Systems
Publication Date: 2007/01/01
Vol. E90-D
No. 1
pp. 1-1
Type of Manuscript:
FOREWORD Category: Keyword:
| | Summary | Full Text:PDF | |
|
|
|
|
|
FOREWORD Koji NAKANO Jacir L. BORDIM Peter DAVIS | Publication: IEICE TRANSACTIONS on Information and Systems
Publication Date: 2006/05/01
Vol. E89-D
No. 5
pp. 1613-1613
Type of Manuscript:
FOREWORD Category: Keyword:
| | Summary | Full Text:PDF | |
|
|
|
FOREWORD Tetsuo ASANO Koji NAKANO | Publication: IEICE TRANSACTIONS on Information and Systems
Publication Date: 2004/02/01
Vol. E87-D
No. 2
pp. 279-280
Type of Manuscript:
FOREWORD Category: Keyword:
| | Summary | Full Text:PDF | |
|
FOREWORD Koji NAKANO | Publication: IEICE TRANSACTIONS on Information and Systems
Publication Date: 2004/01/01
Vol. E87-D
No. 1
pp. 1-2
Type of Manuscript:
FOREWORD Category: Keyword:
| | Summary | Full Text:PDF | |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
An Efficient Algorithm for Summing up Binary Values on a Reconfigurable Mesh Koji NAKANO | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1994/04/25
Vol. E77-A
No. 4
pp. 652-657
Type of Manuscript:
Special Section PAPER (Special Section on Discrete Mathematics and Its Applications) Category: Keyword: reconfigurable mesh, parallel algorithm, summing algorithm, | | Summary | Full Text:PDF | |
|
Optimal Sorting Algorithms on Bus-Connected Processor Arrays Koji NAKANO | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1993/11/25
Vol. E76-A
No. 11
pp. 2008-2015
Type of Manuscript:
PAPER Category: Computer Aided Design (CAD) Keyword: sorting, parallel algorithm, processor array, bus, | | Summary | Full Text:PDF | |
|
|
|
A Sub-Logarithmic Time Sorting Algorithm on a Reconfigurable Array Koji NAKANO Toshimitsu MASUZAWA Nobuki TOKURA | Publication: IEICE TRANSACTIONS on Information and Systems
Publication Date: 1991/11/25
Vol. E74-D
No. 11
pp. 3894-3901
Type of Manuscript:
PAPER Category: Algorithm and Computational Complexity Keyword:
| | Summary | Full Text:PDF | |
|