Koichi YAMASHITA


A VLSI Processor Architecture for a Back-Propagation Accelerator
Yoshio HIROSE Hideaki ANBUTSU Koichi YAMASHITA Gensuke GOTO 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1992/10/25
Vol. E75-C  No. 10  pp. 1223-1231
Type of Manuscript:  Special Section PAPER (Special Issue on Microprocessors)
Category: Application Specific Processors
Keyword: 
back-propagationgate arrayneural networkpipelineprocessor
 Summary | Full Text:PDF

An Evaluation of Security Requirements Based on the Capability Model
Tetsuya MORIZUMI Hiroshi NAGASE Toyofumi TAKENAKA Koichi YAMASHITA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1991/08/25
Vol. E74-A  No. 8  pp. 2160-2165
Type of Manuscript:  Special Section PAPER (Special Issue on Cryptography and Information Security)
Category: 
Keyword: 
 Summary | Full Text:PDF

Security Level Assignment by Graph Analysis
Tadashi ARAKI Tetsuya MORIZUMI Hiroshi NAGASE Toyofumi TAKENAKA Koichi YAMASHITA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1991/08/25
Vol. E74-A  No. 8  pp. 2166-2175
Type of Manuscript:  Special Section PAPER (Special Issue on Cryptography and Information Security)
Category: 
Keyword: 
 Summary | Full Text:PDF