IEICE Trans

Kimio UEDA

A 10 Gbase Ethernet Transceiver (LAN PHY) in a 1.8 V, 0.18 µm SOI/CMOS Technology Tsutomu YOSHIMURA Kimio UEDA Jun TAKASOH Harufusa KONDOH
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2003/04/01 Vol. E86-C No. 4 pp. 643-651 Type of Manuscript: Special Section PAPER (Special Issue on High-Performance, Low-Power System LSIs and Related Technologies) Category: Design Methods and Implementation Keyword: 10 Gb/s Ethernet, clock and data recovery, lock detector, SOI/CMOS process,
	Summary \| Full Text:PDF

Partially Depleted SOI Technology with Body-Tied Hybrid Trench Isolation for High-Speed System-On-a-Chip Application Yasuo YAMAGUCHI Takashi IPPOSHI Kimio UEDA Koichiro MASHIKO Shigeto MAEGAWA Masahide INUISHI Tadashi NISHIMURA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2001/12/01 Vol. E84-C No. 12 pp. 1735-1745 Type of Manuscript: Special Section PAPER (Special Issue on Integrated Systems with New Concepts) Category: Keyword: SOI, SOC, partially depleted, isolation,
	Summary \| Full Text:PDF

Ultra Low Power Operation of Partially-Depleted SOI/CMOS Integrated Circuits Koichiro MASHIKO Kimio UEDA Tsutomu YOSHIMURA Takanori HIROTA Yoshiki WADA Jun TAKASOH Kazuo KUBO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2000/11/25 Vol. E83-C No. 11 pp. 1697-1704 Type of Manuscript: INVITED PAPER (Special Issue on Low-power LSIs and Technologies) Category: Keyword: silicon on insulator (SOI), complementary metal oxide semiconductor (CMOS), emitter coupled logic (ECL),
	Summary \| Full Text:PDF

A Sub 1-V L-Band Low Noise Amplifier in SOI CMOS Hiroshi KOMURASAKI Hisayasu SATO Kazuya YAMAMOTO Kimio UEDA Shigenobu MAEDA Yasuo YAMAGUCHI Nagisa SASAKI Takahiro MIKI Yasutaka HORIBA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2000/02/25 Vol. E83-A No. 2 pp. 220-227 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit Techniques and Related Topics) Category: Keyword: SOI CMOS, low noise amplifier, L band, low voltage, RF,
	Summary \| Full Text:PDF

A CAD-Compatible SOI-CMOS Gate Array Using 0.35µm Partially-Depleted Transistors Kimio UEDA Koji NII Yoshiki WADA Shigenobu MAEDA Toshiaki IWAMATSU Yasuo YAMAGUCHI Takashi IPPOSHI Shigeto MAEGAWA Koichiro MASHIKO Yasutaka HORIBA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2000/02/25 Vol. E83-C No. 2 pp. 205-211 Type of Manuscript: Special Section PAPER (Special Issue on Low-Power High-Speed CMOS LSI Technologies) Category: Keyword: SOI, CMOS, field-shield isolation, gate array, low-power, high-speed,
	Summary \| Full Text:PDF

SOI/CMOS Circuit Design for High-Speed Communication LSIs Kimio UEDA Yoshiki WADA Takanori HIROTA Shigenobu MAEDA Koichiro MASHIKO Hisanori HAMANO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1997/07/25 Vol. E80-C No. 7 pp. 886-892 Type of Manuscript: Special Section PAPER (Special Issue on New Concept Device and Novel Architecture LSIs) Category: Novel Structure Devices Keyword: multiplexer, demultiplexer, CMOS device, SOI/CMOS device, low-power, high-speed,
	Summary \| Full Text:PDF

Analysis of the Delay Distributions of 0.5 µm SOI LSIs Toshiaki IWAMATSU Takashi IPPOSHI Yasuo YAMAGUCHI Kimio UEDA Koichiro MASHIKO Shigeto MAEGAWA Yasuo INOUE Tadashi HIRAO Tdashi NISHIMURA Akihiko YASUOKA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1997/03/25 Vol. E80-C No. 3 pp. 464-471 Type of Manuscript: Special Section PAPER (Special Issue on SOI Devices and Their Process Technologies) Category: Keyword: SOI, SIMOX, divider, adder, high-speed, low voltage,
	Summary \| Full Text:PDF

3.0 Gb/s, 272 mW, 8:1 Multiplexer and 4.1 Gb/s, 388 mW, 1:8 Demultiplexer Kimio UEDA Nagisa SASAKI Hisayasu SATO Shunji KUBO Koichiro MASHIKO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1995/07/25 Vol. E78-C No. 7 pp. 866-872 Type of Manuscript: PAPER Category: Integrated Electronics Keyword: multiplexer, demultiplexer, silicon-bipolar, low-power, ECL,
	Summary \| Full Text:PDF

A New Emitter-Follower Circuit for High-Speed and Low-Power ECL Nagisa SASAKI Hisayasu SATO Kimio UEDA Koichiro MASHIKO Hiroshi SHIBATA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1995/04/25 Vol. E78-C No. 4 pp. 374-380 Type of Manuscript: Special Section PAPER (Special Issue on Low-Voltage, Low-Power Integrated Circuits) Category: Digital Circuits Keyword: ECL, emitter-follower circuit, bipolar, high-speed and low-power,
	Summary \| Full Text:PDF