Kensuke HINO


Generating Random Benchmark Circuits with Restricted Fan-Ins
Kazuo IWAMA Kensuke HINO Hiroyuki KUROKAWA Sunao SAWADA 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 1997/10/25
Vol. E80-D  No. 10  pp. 1009-1016
Type of Manuscript:  Special Section PAPER (Special Issue on Synthesis and Verification of Hardware Design)
Category: Logic Design
Keyword: 
logic optimizationbenchmark circuitsrandom benchmarking
 Summary | Full Text:PDF(702.4KB)