Author List
Japanese Page
SITE TOP
Login
To browse Full-Text PDF.
>
Forgotten your password?
Menu
Search
Full-Text Search
Search(JPN)
Latest Issue
A Fundamentals
Trans.Fundamentals.
JPN Edition(in Japanese)
B Communications
Trans.Commun.
JPN Edition(in Japanese)
C Electronics
Trans.Electron.
JPN Edition(in Japanese)
D Information & Systems
Trans.Inf.&Syst.
JPN Edition(in Japanese)
Abstracts of JPN Edition
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
-
Archive
Volume List
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Transactions (1976-1990)
Volume List [JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
-
Editorial Board
Editorial Board
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Archive
Editorial Board[JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
Archive
-
Open Access Papers
Trans. Commun. (Free)
Trans. Commun.
Trans. Commun.(JPN Edition)
Trans. Electron. (Free)
Trans. Electron.
Trans. Electron.(JPN Edition)
Trans. Inf.&Syst. (Free)
Trans. Inf.&Syst.
Trans. Inf.&Syst.(JPN Edition)
-
Link
Subscription
For Authors
Statistics:
Accepting ratio,review period etc.
IEICE Home Page
-
Others
Citation Index
Privacy Policy
Copyright & Permissions
Copyright (c) by IEICE
Kazutaka TANIGUCHI
An Implementation of Multiple-Valued Logic and Fuzzy Logic Circuits Using 1.5 V Bi-CMOS Current-Mode Circuit
Mamoru SASAKI
Kazutaka TANIGUCHI
Yutaka OGATA
Fumio UENO
Takahiro INOUE
Publication:
IEICE TRANSACTIONS on Information and Systems
Publication Date:
1993/05/25
Vol.
E76-D
No.
5
pp.
571-576
Type of Manuscript:
Special Section PAPER (Special Issue on Multiple-Valued Logic)
Category:
Circuits
Keyword:
computer hardware and design
,
multiple-valued logic circuit
,
fuzzy logic circuit
,
Bi-CMOS current-mode circuit
,
Summary
|
Full Text:PDF
Four-Valued Dynamic Encoder and Decoder Circuits for CMOS Multivalued Logic Systems
Kazutaka TANIGUCHI
Fumio UENO
Takahiro INOUE
Toshitsugu YAMASHITA
Publication:
IEICE TRANSACTIONS on Electronics
Publication Date:
1992/10/25
Vol.
E75-C
No.
10
pp.
1275-1280
Type of Manuscript:
PAPER
Category:
Electronic Circuits
Keyword:
multivalued logic
,
encoder
,
decoder
,
Summary
|
Full Text:PDF