Author List
Japanese Page
SITE TOP
Login
To browse Full-Text PDF.
>
Forgotten your password?
Menu
Search
Full-Text Search
Search(JPN)
Latest Issue
A Fundamentals
Trans.Fundamentals.
JPN Edition(in Japanese)
B Communications
Trans.Commun.
JPN Edition(in Japanese)
C Electronics
Trans.Electron.
JPN Edition(in Japanese)
D Information & Systems
Trans.Inf.&Syst.
JPN Edition(in Japanese)
Abstracts of JPN Edition
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
-
Archive
Volume List
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Transactions (1976-1990)
Volume List [JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
-
Editorial Board
Editorial Board
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Archive
Editorial Board[JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
Archive
-
Open Access Papers
Trans. Commun. (Free)
Trans. Commun.
Trans. Commun.(JPN Edition)
Trans. Electron. (Free)
Trans. Electron.
Trans. Electron.(JPN Edition)
Trans. Inf.&Syst. (Free)
Trans. Inf.&Syst.
Trans. Inf.&Syst.(JPN Edition)
-
Link
Subscription
For Authors
Statistics:
Accepting ratio,review period etc.
IEICE Home Page
-
Others
Citation Index
Privacy Policy
Copyright & Permissions
Copyright (c) by IEICE
Jwu-E CHEN
A CMOS Current-Mode S-Shape Correction Circuit with Shape-Adjustable Control
Kuo-Jen LIN
Chih-Jen CHENG
Hsin-Cheng SU
Jwu-E CHEN
Publication:
IEICE TRANSACTIONS on Electronics
Publication Date:
2012/11/01
Vol.
E95-C
No.
11
pp.
1730-1736
Type of Manuscript:
Special Section PAPER (Special Section on Electronic Displays)
Category:
Keyword:
TFT-LCD
,
S-shape correction
,
current-mode circuit
,
quadratic circuit
,
Summary
|
Full Text:PDF
Design Methodology for Yield Enhancement of Switched-Capacitor Analog Integrated Circuits
Pei-Wen LUO
Jwu-E CHEN
Chin-Long WEY
Publication:
IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date:
2011/01/01
Vol.
E94-A
No.
1
pp.
352-361
Type of Manuscript:
PAPER
Category:
VLSI Design Technology and CAD
Keyword:
yield enhancement
,
mismatch
,
common centroid
,
spatial correlation
,
process variation
,
placement optimization
,
Summary
|
Full Text:PDF