Author List
Japanese Page
SITE TOP
Login
To browse Full-Text PDF.
>
Forgotten your password?
Menu
Search
Full-Text Search
Search(JPN)
Latest Issue
A Fundamentals
Trans.Fundamentals.
JPN Edition(in Japanese)
B Communications
Trans.Commun.
JPN Edition(in Japanese)
C Electronics
Trans.Electron.
JPN Edition(in Japanese)
D Information & Systems
Trans.Inf.&Syst.
JPN Edition(in Japanese)
Abstracts of JPN Edition
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
-
Archive
Volume List
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Transactions (1976-1990)
Volume List [JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
-
Editorial Board
Editorial Board
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Archive
Editorial Board[JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
Archive
-
Open Access Papers
Trans. Commun. (Free)
Trans. Commun.
Trans. Commun.(JPN Edition)
Trans. Electron. (Free)
Trans. Electron.
Trans. Electron.(JPN Edition)
Trans. Inf.&Syst. (Free)
Trans. Inf.&Syst.
Trans. Inf.&Syst.(JPN Edition)
-
Link
Subscription
For Authors
Statistics:
Accepting ratio,review period etc.
IEICE Home Page
-
Others
Citation Index
Privacy Policy
Copyright & Permissions
Copyright (c) by IEICE
Joo Hyung YOU
Multilevel Dual-Channel NAND Flash Memories with High Read and Program Verifying Speeds Utilizing Asymmetrically-Doped Channel Regions
Joung Woo LEE
Joo Hyung YOU
Sang Hyun JANG
Kae Dal KWACK
Tae Whan KIM
Publication:
IEICE TRANSACTIONS on Electronics
Publication Date:
2010/05/01
Vol.
E93-C
No.
5
pp.
654-657
Type of Manuscript:
BRIEF PAPER
Category:
Memory Devices
Keyword:
NAND flash memory
,
multilevel dual-channel
,
high-speed multilevel reading
,
current sensing
,
and high-speed program verifying
,
Summary
|
Full Text:PDF
(2.1MB)
Enhancement of the Programming Speed in SANOS Nonvolatile Memory Device Designed Utilizing Al
2
O
3
and SiO
2
Stacked Tunneling Layers
Hyun Woo KIM
Dong Hun KIM
Joo Hyung YOU
Tae Whan KIM
Publication:
IEICE TRANSACTIONS on Electronics
Publication Date:
2010/05/01
Vol.
E93-C
No.
5
pp.
651-653
Type of Manuscript:
BRIEF PAPER
Category:
Memory Devices
Keyword:
SANOS
,
SONOS
,
charge transport
,
silicon nitride
,
stacked tunneling layer
,
Summary
|
Full Text:PDF
(508.6KB)