IEICE Trans

Jing LI

On the Distribution of p-Error Linear Complexity of p-Ary Sequences with Period pⁿ Miao TANG Juxiang WANG Minjia SHI Jing LIANG
Publication: Publication Date: 2019/12/01 Vol. E102-D No. 12 pp. 2595-2598 Type of Manuscript: LETTER Category: Fundamentals of Information Systems Keyword: periodic sequence, k-error linear complexity, counting function, stream ciphers,
	Summary \| Full Text:PDF

Detecting Unsafe Raw Pointer Dereferencing Behavior in Rust Zhijian HUANG Yong Jun WANG Jing LIU
Publication: Publication Date: 2018/08/01 Vol. E101-D No. 8 pp. 2150-2153 Type of Manuscript: LETTER Category: Dependable Computing Keyword: unsafe rust, raw pointer dereferencing, multiple mutable references, thief function,
	Summary \| Full Text:PDF

Having an Insight into Malware Phylogeny: Building Persistent Phylogeny Tree of Families Jing LIU Pei Dai XIE Meng Zhu LIU Yong Jun WANG
Publication: Publication Date: 2018/04/01 Vol. E101-D No. 4 pp. 1199-1202 Type of Manuscript: LETTER Category: Information Network Keyword: malware phylogeny, persistent phylogeny tree, evolutionary relationship,
	Summary \| Full Text:PDF

Inferring Phylogenetic Network of Malware Families Based on Splits Graph Jing LIU Yuan WANG Pei Dai XIE Yong Jun WANG
Publication: Publication Date: 2017/06/01 Vol. E100-D No. 6 pp. 1368-1371 Type of Manuscript: LETTER Category: Information Network Keyword: malware phylogeny, splits graph, phylogenetic networks,
	Summary \| Full Text:PDF

A TDMA/DCF Hybrid QoS Scheme for Ad Hoc Networks Jing LIN Celimuge WU Satoshi OHZAHATA Toshihiko KATO
Publication: Publication Date: 2017/01/01 Vol. E100-B No. 1 pp. 42-53 Type of Manuscript: Special Section PAPER (Special Section on Challenged Networking Technologies and Its Service Quality) Category: Network Keyword: ad hoc, TDMA, DCF, QoS,
	Summary \| Full Text:PDF

Challenges of Fully Homomorphic Encryptions for the Internet of Things Licheng WANG Jing LI Haseeb AHMAD
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2016/08/01 Vol. E99-D No. 8 pp. 1982-1990 Type of Manuscript: INVITED PAPER (Special Section on Security, Privacy and Anonymity of Internet of Things) Category: Keyword: Internet of Things (IoT), fully homomorphic encryption (FHE), challenges, cloud,
	Summary \| Full Text:PDF

Robust Motion Detection Based on the Enhanced ViBe Zhihui FAN Zhaoyang LU Jing LI Chao YAO Wei JIANG
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2015/09/01 Vol. E98-D No. 9 pp. 1724-1726 Type of Manuscript: LETTER Category: Computer Graphics Keyword: motion detection, object detection, shadow removal, background substraction, surveillance,
	Summary \| Full Text:PDF

A Novel Structure of HTTP Adaptive Streaming Based on Unequal Error Protection Rateless Code Yun SHEN Yitong LIU Jing LIU Hongwen YANG Dacheng YANG
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2014/11/01 Vol. E97-D No. 11 pp. 2903-2911 Type of Manuscript: PAPER Category: Image Processing and Video Processing Keyword: adaptive streaming, decode probability and priority, overhead, rateless code, unequal error protection, video quality,
	Summary \| Full Text:PDF

Structured Analog Circuit and Layout Design with Transistor Array Bo YANG Qing DONG Jing LI Shigetoshi NAKATAKE
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2013/12/01 Vol. E96-A No. 12 pp. 2475-2486 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Physical Level Design Keyword: transistor array, channel decomposition, structured analog design, manufacturability,
	Summary \| Full Text:PDF

Analog Circuit Synthesis with Constraint Generation of Layout-Dependent Effects by Geometric Programming Yu ZHANG Gong CHEN Bo YANG Jing LI Qing DONG Ming-Yu LI Shigetoshi NAKATAKE
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2013/12/01 Vol. E96-A No. 12 pp. 2487-2498 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Physical Level Design Keyword: circuit synthesis, STI, WPE, channel length modulation, geometric programming,
	Summary \| Full Text:PDF

Arc Erosion of Silver/Tungsten Contact Material under Low Voltage and Small Current and Resistive Load at 400 Hz and 50 Hz Jing LI Zhiying MA Jianming LI Lizhan XU
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2011/09/01 Vol. E94-C No. 9 pp. 1356-1361 Type of Manuscript: Special Section PAPER (Special Section on Recent Development of Electro-Mechanical Devices – Papers selected from International Session on Electro-Mechanical Devices (IS-EMD2010) and other research results –) Category: Keyword: 400 Hz, LV, pure resistive load, small current, silver/tungsten, contact material, arc erosion,
	Summary \| Full Text:PDF

Dynamic Multi-Band Sharing in Cognitive Radio Networks: A Market Game Approach Dapeng LI Youyun XU Jing LIU
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2011/02/01 Vol. E94-B No. 2 pp. 499-507 Type of Manuscript: PAPER Category: Wireless Communication Technologies Keyword: cognitive radio networks, multiple owners, multiple SUs, dynamic spectrum sharing, market game, distributed algorithm,
	Summary \| Full Text:PDF

Experimental Compensation for FWM Induced Crosstalk with Digital Coherent Detection Jing LIANG Katsushi IWASHITA
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2011/02/01 Vol. E94-B No. 2 pp. 558-561 Type of Manuscript: LETTER Category: Fiber-Optic Transmission for Communications Keyword: digital coherent detection, FWM, fiber nonlinearity, backward propagation, compensation,
	Summary \| Full Text:PDF

Incremental Buffer Insertion and Module Resizing Algorithm Using Geometric Programming Qing DONG Bo YANG Jing LI Shigetoshi NAKATAKE
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2009/12/01 Vol. E92-A No. 12 pp. 3103-3110 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Logic Synthesis, Test and Verfication Keyword: placement, floorplan, buffer insertion, module resizing, geometric programming,
	Summary \| Full Text:PDF

Theoretical Simulation of the Mixing Performance of Distributed Superconducting Tunnel Junction Arrays at 1.2 THz Sheng-Cai SHI Wen-Lei SHAN Jing LI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2007/03/01 Vol. E90-C No. 3 pp. 556-565 Type of Manuscript: INVITED PAPER (Special Section on Innovative Superconducting Devices and Their Applications) Category: Keyword: SIS, Nb, NbN, NbTiN, distributed junction,
	Summary \| Full Text:PDF

Performance Analysis of IEEE 802.11e EDCA Wei ZHANG Jun SUN Jing LIU Haibin ZHANG
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2007/01/01 Vol. E90-B No. 1 pp. 180-183 Type of Manuscript: LETTER Category: Terrestrial Radio Communications Keyword: EDCA, IEEE 802.11e, performance analysis, internal collision,
	Summary \| Full Text:PDF

Thermal-Aware Placement Based on FM Partition Scheme and Force-Directed Heuristic Jing LI Hiroshi MIYASHITA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/04/01 Vol. E89-A No. 4 pp. 989-995 Type of Manuscript: Special Section PAPER (Special Section on Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa) Category: Keyword: VLSI circuit physical design, thermal placement, partitioning, reliability, force-directed algorithm,
	Summary \| Full Text:PDF

An Incremental Placement Algorithm for Building Block Layout Design Based on the O-Tree Representation Jing LI Juebang YU Hiroshi MIYASHITA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2005/12/01 Vol. E88-A No. 12 pp. 3398-3404 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Floorplan and Placement Keyword: O-tree representation, incremental placement, BBL, VLSI circuit physical design,
	Summary \| Full Text:PDF