Hyuk-Jun LEE


A Low-Power Packet Memory Architecture with a Latency-Aware Packet Mapping Method
Hyuk-Jun LEE Seung-Chul KIM Eui-Young CHUNG 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2013/04/01
Vol. E96-D  No. 4  pp. 963-966
Type of Manuscript:  LETTER
Category: Computer System
Keyword: 
routerpacket memorylow powerTCP
 Summary | Full Text:PDF

Scenario-Aware Bus Functional Modeling for Architecture-Level Performance Analysis
Eui-Young CHUNG Hyuk-Jun LEE Sung Woo CHUNG 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2007/04/01
Vol. E90-A  No. 4  pp. 875-878
Type of Manuscript:  LETTER
Category: VLSI Design Technology and CAD
Keyword: 
bus functional modelbusstochasticperformanceinter-play
 Summary | Full Text:PDF

Latency-Aware Bus Arbitration for Real-Time Embedded Systems
Minje JUN Kwanhu BANG Hyuk-Jun LEE Eui-Young CHUNG 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2007/03/01
Vol. E90-D  No. 3  pp. 676-679
Type of Manuscript:  LETTER
Category: VLSI Systems
Keyword: 
latencyarbiterQoSperformancebusslack
 Summary | Full Text:PDF