Author List
Japanese Page
SITE TOP
Login
To browse Full-Text PDF.
>
Forgotten your password?
Menu
Search
Full-Text Search
Search(JPN)
Latest Issue
A Fundamentals
Trans.Fundamentals.
JPN Edition(in Japanese)
B Communications
Trans.Commun.
JPN Edition(in Japanese)
C Electronics
Trans.Electron.
JPN Edition(in Japanese)
D Information & Systems
Trans.Inf.&Syst.
JPN Edition(in Japanese)
Abstracts of JPN Edition
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
-
Archive
Volume List
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Transactions (1976-1990)
Volume List [JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
-
Editorial Board
Editorial Board
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Archive
Editorial Board[JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
Archive
-
Open Access Papers
Trans. Commun. (Free)
Trans. Commun.
Trans. Commun.(JPN Edition)
Trans. Electron. (Free)
Trans. Electron.
Trans. Electron.(JPN Edition)
Trans. Inf.&Syst. (Free)
Trans. Inf.&Syst.
Trans. Inf.&Syst.(JPN Edition)
-
Link
Subscription
For Authors
Statistics:
Accepting ratio,review period etc.
IEICE Home Page
-
Others
Citation Index
Privacy Policy
Copyright & Permissions
Copyright (c) by IEICE
Hong-Yi HUANG
CMOS Differential Circuits Using Charge-Redistribution and Reduced-Swing Schemes
Hong-Yi HUANG
Shiun-Dian JAN
Yang CHOU
Cheng-Yu CHEN
Publication:
IEICE TRANSACTIONS on Electronics
Publication Date:
2012/02/01
Vol.
E95-C
No.
2
pp.
275-283
Type of Manuscript:
PAPER
Category:
Electronic Circuits
Keyword:
differential logic
,
charge redistribution
,
low power
,
high speed
,
multiplier-accumulator
,
Summary
|
Full Text:PDF
New Design Methodology and New Differential Logic Circuits for the Implementation of Ternary Logic Systems in CMOS VLSI without Process Modification
Hong-Yi HUANG
Chung-Yu WU
Publication:
IEICE TRANSACTIONS on Electronics
Publication Date:
1994/06/25
Vol.
E77-C
No.
6
pp.
960-969
Type of Manuscript:
PAPER
Category:
Electronic Circuits
Keyword:
ternary logic system
,
CMOS dynamic logic circuit
,
binary-coded ternary signal
,
redundant binary adder
,
Summary
|
Full Text:PDF