Hisakazu EDAMATSU


Performance Evaluation of a Translation Look-Aside Buffer for Highly Integrated Microprocessors
Norio UTSUMI Akifumi NAGAO Tetsuro YOSHIMOTO Ryuichi YAMAGUCHI Jiro MIYAKE Hisakazu EDAMATSU 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1992/10/25
Vol. E75-C  No. 10  pp. 1202-1211
Type of Manuscript:  Special Section PAPER (Special Issue on Microprocessors)
Category: RISC Technologies
Keyword: 
performance evaluationTLBSPARCPTCSPEC
 Summary | Full Text:PDF

The Performance Evaluation of a 64 b Microprocessor with a Two-Level Cache
Ryuichi YAMAGUCHI Joel BONEY Douglas DUSCHATKO Tetsuya TANAKA Jiro MIYAKE Yoshito NISHIMICHI Hisakazu EDAMATSU Shigeru WATARI Shigeo KUNINOBU 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1991/11/25
Vol. E74-C  No. 11  pp. 3803-3809
Type of Manuscript:  Special Section PAPER (Special Issue on the High Performance ASIC and Microprocessor)
Category: System VLSI
Keyword: 
 Summary | Full Text:PDF