Hiroshi HORIE


High-Speed and Low-Power n+-p+ Double-Gate SOI CMOS
Kunihiro SUZUKI Tetsu TANAKA Yoshiharu TOSAKA Hiroshi HORIE Toshihiro SUGII 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1995/04/25
Vol. E78-C  No. 4  pp. 360-367
Type of Manuscript:  Special Section PAPER (Special Issue on Low-Voltage, Low-Power Integrated Circuits)
Category: Device Technology
Keyword: 
MOSFETSOIdouble-gatehigh-speedlow-powerthreshold voltage
 Summary | Full Text:PDF