IEICE Trans

Fumio ARAKAWA

FOREWORD Fumio ARAKAWA Makoto IKEDA
Publication: Publication Date: 2021/06/01 Vol. E104-C No. 6 pp. 213-214 Type of Manuscript: FOREWORD Category: Keyword:
	Summary \| Full Text:PDF

FOREWORD Fumio ARAKAWA Makoto IKEDA
Publication: Publication Date: 2020/03/01 Vol. E103-C No. 3 pp. 66-67 Type of Manuscript: FOREWORD Category: Keyword:
	Summary \| Full Text:PDF

FOREWORD Fumio ARAKAWA Makoto IKEDA
Publication: Publication Date: 2017/03/01 Vol. E100-C No. 3 pp. 221-222 Type of Manuscript: FOREWORD Category: Keyword:
	Summary \| Full Text:PDF

FOREWORD Fumio ARAKAWA Makoto IKEDA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2016/08/01 Vol. E99-C No. 8 pp. 899-900 Type of Manuscript: FOREWORD Category: Keyword:
	Summary \| Full Text:PDF

Parallel Design of Feedback Control Systems Utilizing Dead Time for Embedded Multicore Processors Yuta SUZUKI Kota SATA Jun'ichi KAKO Kohei YAMAGUCHI Fumio ARAKAWA Masato EDAHIRO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2016/04/01 Vol. E99-C No. 4 pp. 491-502 Type of Manuscript: PAPER Category: Electronic Instrumentation and Control Keyword: control system, multicore, parallelization, dead time,
	Summary \| Full Text:PDF

FOREWORD Fumio ARAKAWA Makoto IKEDA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2015/07/01 Vol. E98-C No. 7 pp. 534-535 Type of Manuscript: FOREWORD Category: Keyword:
	Summary \| Full Text:PDF

Reducing Consuming Clock Power Optimization of a 90 nm Embedded Processor Core Tetsuya YAMADA Masahide ABE Yusuke NITTA Kenji OGURA Manabu KUSAOKE Makoto ISHIKAWA Motokazu OZAWA Kiwamu TAKADA Fumio ARAKAWA Osamu NISHII Toshihiro HATTORI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2006/03/01 Vol. E89-C No. 3 pp. 287-294 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design Technology in the Sub-100 nm Era) Category: Low Power Techniques Keyword: embedded processor, clock, gated clock, flip-flop,
	Summary \| Full Text:PDF

An Exact Leading Non-Zero Detector for a Floating-Point Unit Fumio ARAKAWA Tomoichi HAYASHI Masakazu NISHIBORI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2005/04/01 Vol. E88-C No. 4 pp. 570-575 Type of Manuscript: Special Section PAPER (Special Section on Low-Power LSI and Low-Power IP) Category: Digital Keyword: floating-point, leading non-zero, normalize, embedded processor,
	Summary \| Full Text:PDF

A 4500 MIPS/W, 86 µA Resume-Standby, 11 µA Ultra-Standby Application Processor for 3G Cellular Phones Makoto ISHIKAWA Tatsuya KAMEI Yuki KONDO Masanao YAMAOKA Yasuhisa SHIMAZAKI Motokazu OZAWA Saneaki TAMAKI Mikio FURUYAMA Tadashi HOSHI Fumio ARAKAWA Osamu NISHII Kenji HIROSE Shinichi YOSHIOKA Toshihiro HATTORI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2005/04/01 Vol. E88-C No. 4 pp. 528-535 Type of Manuscript: Special Section PAPER (Special Section on Low-Power LSI and Low-Power IP) Category: Digital Keyword: application processor, cellular phone, pipeline structure, resume-standby, low power, low leakage,
	Summary \| Full Text:PDF

An Embedded Processor Core for Consumer Appliances with 2.8GFLOPS and 36 M Polygons/s FPU Fumio ARAKAWA Motokazu OZAWA Osamu NISHII Toshihiro HATTORI Takeshi YOSHINAGA Tomoichi HAYASHI Yoshikazu KIYOSHIGE Takashi OKADA Masakazu NISHIBORI Tomoyuki KODAMA Tatsuya KAMEI Makoto ISHIKAWA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2004/12/01 Vol. E87-A No. 12 pp. 3068-3074 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: System Level Design Keyword: embedded processor, architecture, FPU, pipeline,
	Summary \| Full Text:PDF

Branch Micro-Architecture of an Embedded Processor with Split Branch Architecture for Digital Consumer Products Naohiko IRIE Fumio ARAKAWA Kunio UCHIYAMA Shinichi YOSHIOKA Atsushi HASEGAWA Kevin IADONATE Mark DEBBAGE David SHEPHERD Margaret GEARTY
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2002/02/01 Vol. E85-C No. 2 pp. 315-322 Type of Manuscript: Special Section PAPER (Special Issue on High-Performance and Low-Power Microprocessors) Category: High-Performance Technologies Keyword: embedded processor, SIMD, preload, branch prediction,
	Summary \| Full Text:PDF

A Low-Power Embedded RISC Microprocessor with an Integrated DSP for Mobile Applications Tetsuya YAMADA Makoto ISHIKAWA Yuji OGATA Takanobu TSUNODA Takahiro IRITA Saneaki TAMAKI Kunihiko NISHIYAMA Tatsuya KAMEI Ken TATEZAWA Fumio ARAKAWA Takuichiro NAKAZAWA Toshihiro HATTORI Kunio UCHIYAMA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2002/02/01 Vol. E85-C No. 2 pp. 253-262 Type of Manuscript: INVITED PAPER (Special Issue on High-Performance and Low-Power Microprocessors) Category: Keyword: embedded processor, low power, RISC, DSP, MAC,
	Summary \| Full Text:PDF

Embedded Processor Core with 64-Bit Architecture and Its System-On-Chip Integration for Digital Consumer Products Kunio UCHIYAMA Fumio ARAKAWA Yasuhiko SAITO Koki NOGUCHI Atsushi HASEGAWA Shinichi YOSHIOKA Naohiko IRIE Takeshi KITAHARA Mark DEBBAGE Andy STURGES
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2001/02/01 Vol. E84-C No. 2 pp. 139-149 Type of Manuscript: Special Section PAPER (Special Issue on Low-Power High-Performance VLSI Processors and Technologies) Category: Keyword: embedded processor, RISC, SIMD, system-on-chip, multimedia,
	Summary \| Full Text:PDF