Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1998/09/25
Vol. E81-C
No. 9
pp. 1416-1423
Type of Manuscript:
Special Section PAPER (Special Issue on Novel VLSI Processor Architectures)
Category:
Keyword:
scalable processor, datapath width, memory, |
