Eijiro SASSA


A Low Area Overhead Design Method for High-Performance General-Synchronous Circuits with Speculative Execution
Shimpei SATO Eijiro SASSA Yuta UKON Atsushi TAKAHASHI 
Publication:   
Publication Date: 2019/12/01
Vol. E102-A  No. 12  pp. 1760-1769
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: 
Keyword: 
circuit designvariable-latency circuitspeculative executiongeneral-synchronous circuittiming-error detection
 Summary | Full Text:PDF