|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Single b-Bit Byte Error Correcting and Double Bit Error Detecting Codes for High-Speed Memory Systems Eiji FUJIWARA Mitsuru HAMADA | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1993/09/25
Vol. E76-A
No. 9
pp. 1442-1448
Type of Manuscript:
Special Section PAPER (Special Section on Information Theory and Its Applications) Category: Keyword: byte, companion matrix, subfield, slimmed matrix, coset, SbEC-DED codes, | | Summary | Full Text:PDF(485.5KB) | |
|
|
|
|
|
Coding Theory Applications in Fault Tolerant Computing Yoshihiro IWADARE Eiji FUJIWARA Kazuhiko IWASAKI | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1991/02/25
Vol. E74-A
No. 2
pp. 244-258
Type of Manuscript:
INVITED PAPER Category: Keyword:
| | Summary | Full Text:PDF(1.3MB) | |
|
Masking Asymmetric Line Faults Using Semi-Distance Codes Kazumitsu MATSUZAWA Eiji FUJIWARA | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1990/08/25
Vol. E73-E
No. 8
pp. 1278-1286
Type of Manuscript:
Special Section PAPER (Special Issue on Fault-Tolerant Systems) Category: Keyword:
| | Summary | Full Text:PDF(704.8KB) | |
|
Referenceless Signature Testing Using Bi-Directional LFSR Eiji FUJIWARA | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1988/10/25
Vol. E71-E
No. 10
pp. 1013-1022
Type of Manuscript:
PAPER Category: Fault Tolerant Computing Keyword:
| | Summary | Full Text:PDF(654KB) | |
|
Fault-Tolerant Arithmetic Logic Unit Using Parity-Based Codes Eiji FUJIWARA Kazuo HARUTA | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1981/10/25
Vol. E64-E
No. 10
pp. 653-660
Type of Manuscript:
PAPER Category: Computers Keyword:
| | Summary | Full Text:PDF(495.5KB) | |
|
Rotational Byte Error Detecting Codes for Memory Systems Eiji FUJIWARA Shigeo KANEDA | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1981/05/25
Vol. E64-E
No. 5
pp. 342-349
Type of Manuscript:
PAPER Category: Computers Keyword:
| | Summary | Full Text:PDF(522.4KB) | |
|
Error Control for Byte-per-Package Organized Memory Systems Eiji FUJIWARA | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1980/02/25
Vol. E63-E
No. 2
pp. 98-103
Type of Manuscript:
PAPER Category: Computers Keyword:
| | Summary | Full Text:PDF(403.1KB) | |
|
Odd-Weight-Column b-Adjacent Error Correcting Codes Eiji FUJIWARA | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1978/10/25
Vol. E61-E
No. 10
pp. 781-787
Type of Manuscript:
PAPER Category: Communication Theory Keyword:
| | Summary | Full Text:PDF(455.3KB) | |
|
A Modularized b-Adjacent Error Correction Memory Unit Eiji FUJIWARA | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1977/02/25
Vol. E60-E
No. 2
pp. 69-76
Type of Manuscript:
PAPER Category: Computers Keyword:
| | Summary | Full Text:PDF(547.6KB) | |
|