IEICE Trans

Dajiang ZHOU

Approximate-DCT-Derived Measurement Matrices with Row-Operation-Based Measurement Compression and its VLSI Architecture for Compressed Sensing Jianbin ZHOU Dajiang ZHOU Takeshi YOSHIMURA Satoshi GOTO
Publication: Publication Date: 2018/04/01 Vol. E101-C No. 4 pp. 263-272 Type of Manuscript: Special Section PAPER (Special Section on Solid-State Circuit Design — Architecture, Circuit, Device and Design Methodology) Category: Keyword: compressed sensing, approximate DCT, measurement coding, measurement matrix, intra prediction, VLSI architecture, CMOS image sensor,
	Summary \| Full Text:PDF

Framework and VLSI Architecture of Measurement-Domain Intra Prediction for Compressively Sensed Visual Contents Jianbin ZHOU Dajiang ZHOU Li GUO Takeshi YOSHIMURA Satoshi GOTO
Publication: Publication Date: 2017/12/01 Vol. E100-A No. 12 pp. 2869-2877 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Keyword: compressed sensing, intra prediction, structured measurement matrix, measurement-domain prediction,
	Summary \| Full Text:PDF

Distortion Control and Optimization for Lossy Embedded Compression in Video Codec System Li GUO Dajiang ZHOU Shinji KIMURA Satoshi GOTO
Publication: Publication Date: 2017/11/01 Vol. E100-A No. 11 pp. 2416-2424 Type of Manuscript: PAPER Category: Coding Theory Keyword: lossy embedded compression, memory-traffic-to-distortion optimization, distortion control, frame-level, fixed data reduction ratio,
	Summary \| Full Text:PDF

A 7-Die 3D Stacked 3840×2160@120 fps Motion Estimation Processor Shuping ZHANG Jinjia ZHOU Dajiang ZHOU Shinji KIMURA Satoshi GOTO
Publication: Publication Date: 2017/03/01 Vol. E100-C No. 3 pp. 223-231 Type of Manuscript: Special Section PAPER (Special Section on Low-Power and High-Speed Chips) Category: Keyword: 3D IC design, motion estimation processor, hamburger architecture, memory stacking,
	Summary \| Full Text:PDF

Accelerating HEVC Inter Prediction with Improved Merge Mode Handling Zhengxue CHENG Heming SUN Dajiang ZHOU Shinji KIMURA
Publication: Publication Date: 2017/02/01 Vol. E100-A No. 2 pp. 546-554 Type of Manuscript: Special Section PAPER (Special Section on Image Media Quality) Category: VIDEO CODING Keyword: HEVC/H.265, merge mode, inter prediction, encoding,
	Summary \| Full Text:PDF

A Low-Power VLSI Architecture for HEVC De-Quantization and Inverse Transform Heming SUN Dajiang ZHOU Shuping ZHANG Shinji KIMURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2016/12/01 Vol. E99-A No. 12 pp. 2375-2387 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Keyword: HEVC, de-quantization, inverse transform, low-power, low-cost, video coding,
	Summary \| Full Text:PDF

High Performance VLSI Architecture of H.265/HEVC Intra Prediction for 8K UHDTV Video Decoder Jianbin ZHOU Dajiang ZHOU Shihao WANG Takeshi YOSHIMURA Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2015/12/01 Vol. E98-A No. 12 pp. 2519-2527 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-Level Synthesis and System-Level Design Keyword: HEVC/H.265 decoder, intra prediction, VLSI architecture, 8K UHDTV,
	Summary \| Full Text:PDF

Unified Parameter Decoder Architecture for H.265/HEVC Motion Vector and Boundary Strength Decoding Shihao WANG Dajiang ZHOU Jianbin ZHOU Takeshi YOSHIMURA Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2015/07/01 Vol. E98-A No. 7 pp. 1356-1365 Type of Manuscript: Special Section PAPER (Special Section on Design Methodologies for System on a Chip) Category: Keyword: UHDTV, H.265/HEVC, parameter decoder, motion vector, boundary strength,
	Summary \| Full Text:PDF

Low-Power Motion Estimation Processor with 3D Stacked Memory Shuping ZHANG Jinjia ZHOU Dajiang ZHOU Shinji KIMURA Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2015/07/01 Vol. E98-A No. 7 pp. 1431-1441 Type of Manuscript: Special Section PAPER (Special Section on Design Methodologies for System on a Chip) Category: Keyword: 3DIC design, motion estimation processor, low power design, memory stacking,
	Summary \| Full Text:PDF

A Low-Cost VLSI Architecture of Multiple-Size IDCT for H.265/HEVC Heming SUN Dajiang ZHOU Peilin LIU Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2014/12/01 Vol. E97-A No. 12 pp. 2467-2476 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-Level Synthesis and System-Level Design Keyword: HEVC, IDCT, SRAM, area-efficient, video coding,
	Summary \| Full Text:PDF

Fast SAO Estimation Algorithm and Its Implementation for 8K×4K @ 120 FPS HEVC Encoding Jiayi ZHU Dajiang ZHOU Shinji KIMURA Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2014/12/01 Vol. E97-A No. 12 pp. 2488-2497 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-Level Synthesis and System-Level Design Keyword: high efficiency video coding, sample adaptive offset, Rate Distortion Optimization (RDO) VLSI architecture,
	Summary \| Full Text:PDF

Fast Prediction Unit Selection and Mode Selection for HEVC Intra Prediction Heming SUN Dajiang ZHOU Peilin LIU Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2014/02/01 Vol. E97-A No. 2 pp. 510-519 Type of Manuscript: Special Section PAPER (Special Section on Image Media Quality) Category: Keyword: intra prediction, high efficiency video coding (HEVC), H.264/AVC, video coding, prediction unit size selection, mode selection,
	Summary \| Full Text:PDF

A High Performance HEVC De-Blocking Filter and SAO Architecture for UHDTV Decoder Jiayi ZHU Dajiang ZHOU Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2013/12/01 Vol. E96-A No. 12 pp. 2612-2622 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-Level Synthesis and System-Level Design Keyword: DBF, SAO, HEVC, pipeline,
	Summary \| Full Text:PDF

A 5.83pJ/bit/iteration High-Parallel Performance-Aware LDPC Decoder IP Core Design for WiMAX in 65nm CMOS Xiongxin ZHAO Zhixiang CHEN Xiao PENG Dajiang ZHOU Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2013/12/01 Vol. E96-A No. 12 pp. 2623-2632 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-Level Synthesis and System-Level Design Keyword: WiMAX, bit-serial, fully-parallel, layered scheduling, performance aware, advanced dynamic quantization, quasi-cyclic, low-density parity-check codes,
	Summary \| Full Text:PDF

A Dual-Mode Deblocking Filter Design for HEVC and H.264/AVC Muchen LI Jinjia ZHOU Dajiang ZHOU Xiao PENG Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2013/06/01 Vol. E96-A No. 6 pp. 1366-1375 Type of Manuscript: Special Section PAPER (Special Section on Circuit, System, and Computer Technologies) Category: Keyword: HEVC, H.264/AVC, deblocking filter, dual-mode, low power, SHV, HD,
	Summary \| Full Text:PDF

A 115 mW 1 Gbps Bit-Serial Layered LDPC Decoder for WiMAX Xiongxin ZHAO Xiao PENG Zhixiang CHEN Dajiang ZHOU Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2012/12/01 Vol. E95-A No. 12 pp. 2384-2391 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-Level Synthesis and System-Level Design Keyword: WiMAX, bit-serial, layered scheduling, QC-LDPC,
	Summary \| Full Text:PDF

A 98 GMACs/W 32-Core Vector Processor in 65 nm CMOS Xun HE Xin JIN Minghui WANG Dajiang ZHOU Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2011/12/01 Vol. E94-A No. 12 pp. 2609-2618 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-Level Synthesis and System-Level Design Keyword: SIMD, cache coherence, NoC, GMACs, multicore processor,
	Summary \| Full Text:PDF

A 6.72-Gb/s 8 pJ/bit/iteration IEEE 802.15.3c LDPC Decoder Chip Zhixiang CHEN Xiao PENG Xiongxin ZHAO Leona OKAMURA Dajiang ZHOU Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2011/12/01 Vol. E94-A No. 12 pp. 2587-2596 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-Level Synthesis and System-Level Design Keyword: WPAN, IEEE802.15.3c, LDPC decoder, high data rate, power-efficient,
	Summary \| Full Text:PDF

A 530 Mpixels/s Intra Prediction Architecture for Ultra High Definition H.264/AVC Encoder Gang HE Dajiang ZHOU Jinjia ZHOU Tianruo ZHANG Satoshi GOTO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2011/04/01 Vol. E94-C No. 4 pp. 419-427 Type of Manuscript: Special Section PAPER (Special Section on Circuits and Design Techniques for Advanced Large Scale Integration) Category: Keyword: H.264/AVC, intra prediction, data dependency, hardware architecture,
	Summary \| Full Text:PDF

Cache Based Motion Compensation Architecture for Quad-HD H.264/AVC Video Decoder Jinjia ZHOU Dajiang ZHOU Gang HE Satoshi GOTO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2011/04/01 Vol. E94-C No. 4 pp. 439-447 Type of Manuscript: Special Section PAPER (Special Section on Circuits and Design Techniques for Advanced Large Scale Integration) Category: Keyword: H.264/AVC, motion compensation, 2-D cache, interpolation, Quad-HD, ultra high definition,
	Summary \| Full Text:PDF

A Bandwidth Optimized, 64 Cycles/MB Joint Parameter Decoder Architecture for Ultra High Definition H.264/AVC Applications Jinjia ZHOU Dajiang ZHOU Xun HE Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2010/08/01 Vol. E93-A No. 8 pp. 1425-1433 Type of Manuscript: Special Section PAPER (Special Section on Signal Processing) Category: VLSI Design Technology and CAD Keyword: motion vector derivation, DRAM bandwidth, ultra high resolution, video decoder, H.264/AVC,
	Summary \| Full Text:PDF

A High Performance and Low Bandwidth Multi-Standard Motion Compensation Design for HD Video Decoder Xianmin CHEN Peilin LIU Dajiang ZHOU Jiayi ZHU Xingguang PAN Satoshi GOTO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2010/03/01 Vol. E93-C No. 3 pp. 253-260 Type of Manuscript: Special Section PAPER (Special Section on Circuits and Design Techniques for Advanced Large Scale Integration) Category: Keyword: high performance, low bandwidth, motion compensation, multi-standard, 2-D cache,
	Summary \| Full Text:PDF

A 48 Cycles/MB H.264/AVC Deblocking Filter Architecture for Ultra High Definition Applications Dajiang ZHOU Jinjia ZHOU Jiayi ZHU Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2009/12/01 Vol. E92-A No. 12 pp. 3203-3210 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Embedded, Real-Time and Reconfigurable Systems Keyword: H.264/AVC, parallel, deblocking, ultra high resolution, QFHD,
	Summary \| Full Text:PDF

An Efficient Motion Vector Coding Scheme Based on Prioritized Reference Decision Dajiang ZHOU Jinjia ZHOU Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2009/08/01 Vol. E92-A No. 8 pp. 1978-1985 Type of Manuscript: Special Section PAPER (Special Section on Signal Processing) Category: Realization Keyword: video coding, motion vector coding, motion vector difference, median prediction, prioritized reference decision,
	Summary \| Full Text:PDF