| Dajiang ZHOU
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
A Low-Cost VLSI Architecture of Multiple-Size IDCT for H.265/HEVC Heming SUN Dajiang ZHOU Peilin LIU Satoshi GOTO | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2014/12/01
Vol. E97-A
No. 12
pp. 2467-2476
Type of Manuscript:
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-Level Synthesis and System-Level Design Keyword: HEVC, IDCT, SRAM, area-efficient, video coding, | | Summary | Full Text:PDF | |
|
|
|
|
|
A High Performance HEVC De-Blocking Filter and SAO Architecture for UHDTV Decoder Jiayi ZHU Dajiang ZHOU Satoshi GOTO | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2013/12/01
Vol. E96-A
No. 12
pp. 2612-2622
Type of Manuscript:
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-Level Synthesis and System-Level Design Keyword: DBF, SAO, HEVC, pipeline, | | Summary | Full Text:PDF | |
|
|
|
A Dual-Mode Deblocking Filter Design for HEVC and H.264/AVC Muchen LI Jinjia ZHOU Dajiang ZHOU Xiao PENG Satoshi GOTO | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2013/06/01
Vol. E96-A
No. 6
pp. 1366-1375
Type of Manuscript:
Special Section PAPER (Special Section on Circuit, System, and Computer Technologies) Category: Keyword: HEVC, H.264/AVC, deblocking filter, dual-mode, low power, SHV, HD, | | Summary | Full Text:PDF | |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
A 48 Cycles/MB H.264/AVC Deblocking Filter Architecture for Ultra High Definition Applications Dajiang ZHOU Jinjia ZHOU Jiayi ZHU Satoshi GOTO | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2009/12/01
Vol. E92-A
No. 12
pp. 3203-3210
Type of Manuscript:
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Embedded, Real-Time and Reconfigurable Systems Keyword: H.264/AVC, parallel, deblocking, ultra high resolution, QFHD, | | Summary | Full Text:PDF | |
|
|
|
|