| Daisaburo TAKASHIMA
|
|
|
|
|
|
|
Open/Folded Bit-Line Arrangement for Ultra-High-Density DRAM's Daisaburo TAKASHIMA Shigeyoshi WATANABE Hiroaki NAKANO Yukihito OOWAKI Kazunori OHUCHI | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1994/05/25
Vol. E77-C
No. 5
pp. 869-872
Type of Manuscript:
Special Section LETTER (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994)) Category: Keyword:
| | Summary | Full Text:PDF | |
|
|
|
Low-Power On-Chip Supply Voltage Conversion Scheme for Ultrahigh-Density DRAM's Daisaburo TAKASHIMA Shigeyoshi WATANABE Tsuneaki FUSE Kazumasa SUNOUCHI Takahiko HARA | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1993/05/25
Vol. E76-C
No. 5
pp. 844-849
Type of Manuscript:
Special Section PAPER (Special Section on the 1992 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.28, No.4 April 1993)) Category: Keyword:
| | Summary | Full Text:PDF | |
|
|
|
|