Chikaaki KODAMA


A Routing Method Using Directed Grid-Graph for Self-Aligned Quadruple Patterning
Takeshi IHARA Toshiyuki HONGO Atsushi TAKAHASHI Chikaaki KODAMA 
Publication:   
Publication Date: 2017/07/01
Vol. E100-A  No. 7  pp. 1473-1480
Type of Manuscript:  Special Section PAPER (Special Section on Design Methodologies for System on a Chip)
Category: 
Keyword: 
self-aligned quadruple patterning (SAQP)routing algorithmturn prohibition constraint
 Summary | Full Text:PDF

A Fast Mask Manufacturability and Process Variation Aware OPC Algorithm with Exploiting a Novel Intensity Estimation Model
Ahmed AWAD Atsushi TAKAHASHI Chikaaki KODAMA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2016/12/01
Vol. E99-A  No. 12  pp. 2363-2374
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: 
Keyword: 
pattern fidelityprocess variationmask manufacturabilitymask data volumecomputation time
 Summary | Full Text:PDF

The O-Sequence:Representation of 3D-Dissection
Hidenori OHTA Toshinori YAMADA Chikaaki KODAMA Kunihiro FUJIYOSHI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2008/08/01
Vol. E91-A  No. 8  pp. 2111-2119
Type of Manuscript:  PAPER
Category: Algorithms and Data Structures
Keyword: 
rectangular solid dissectionrectangular dissection3D-VLSI2D-dissection3D-dissectionQ-sequenceO-sequence
 Summary | Full Text:PDF

A Graph Based Soft Module Handling in Floorplan
Hiroaki ITOGA Chikaaki KODAMA Kunihiro FUJIYOSHI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2005/12/01
Vol. E88-A  No. 12  pp. 3390-3397
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Floorplan and Placement
Keyword: 
floorplansoft modulecompaction graphslack
 Summary | Full Text:PDF

Minimizing the Number of Empty Rooms on Floorplan by Dissection Line Merge
Chikaaki KODAMA Kunihiro FUJIYOSHI 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2005/07/01
Vol. E88-D  No. 7  pp. 1389-1396
Type of Manuscript:  Special Section PAPER (Special Section on Recent Advances in Circuits and Systems--Part 1)
Category: Programmable Logic, VLSI, CAD and Layout
Keyword: 
empty roomdissection linerectangular dissectionfloorplanmodule placement
 Summary | Full Text:PDF

An Improved Method of Convex Rectilinear Block Packing Based on Sequence-Pair
Kazuya WAKATA Hiroaki SAITO Kunihiro FUJIYOSHI Keishi SAKANUSHI Takayuki OBATA Chikaaki KODAMA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2003/12/01
Vol. E86-A  No. 12  pp. 3148-3157
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Place and Routing
Keyword: 
packingsequence-pairconvex rectilinear block
 Summary | Full Text:PDF

An Efficient Decoding Method of Sequence-Pair with Reduced Redundancy
Chikaaki KODAMA Kunihiro FUJIYOSHI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2002/12/01
Vol. E85-A  No. 12  pp. 2785-2794
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Physical Design
Keyword: 
packingfloorplansequence-pairQ-sequence
 Summary | Full Text:PDF