Alberto PALACIOS-PAWLOVSKY


A New Algorithm for the Configuration of Fast Adder Trees
Alberto PALACIOS-PAWLOVSKY 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2000/12/25
Vol. E83-A  No. 12  pp. 2426-2430
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: VLSI Architecture
Keyword: 
multiplieradderWallace treepartial product additionDadda tree
 Summary | Full Text:PDF(10.7MB)