Akira MATSUBAYASHI


Randomized Online File Allocation on Uniform Cactus Graphs
Yasuyuki KAWAMURA Akira MATSUBAYASHI 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2009/12/01
Vol. E92-D  No. 12  pp. 2416-2421
Type of Manuscript:  PAPER
Category: Algorithm Theory
Keyword: 
online algorithmfile allocationdata managementcactus graph
 Summary | Full Text:PDF(184.2KB)

Path Coloring on Binary Caterpillars
Hiroaki TAKAI Takashi KANATANI Akira MATSUBAYASHI 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2006/06/01
Vol. E89-D  No. 6  pp. 1906-1913
Type of Manuscript:  PAPER
Category: Algorithm Theory
Keyword: 
path coloringwavelength routingcaterpillar
 Summary | Full Text:PDF(234.8KB)

VLSI Layout of Trees into Grids of Minimum Width
Akira MATSUBAYASHI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2004/05/01
Vol. E87-A  No. 5  pp. 1059-1069
Type of Manuscript:  Special Section PAPER (Special Section on Discrete Mathematics and Its Applications)
Category: 
Keyword: 
VLSI layoutgraph layoutgraph embeddinggridaspect ratio
 Summary | Full Text:PDF(391.4KB)

On the Complexity of Minimum Congestion Embedding of Acyclic Graphs into Ladders
Akira MATSUBAYASHI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2001/05/01
Vol. E84-A  No. 5  pp. 1218-1226
Type of Manuscript:  Special Section PAPER (Special Section on Discrete Mathematics and Its Applications)
Category: 
Keyword: 
graph embeddinggraph layoutVLSI layoutgrid
 Summary | Full Text:PDF(434.3KB)

The Complexity of Embedding of Acyclic Graphs into Grids with Minimum Congestion
Akira MATSUBAYASHI Masaya YOKOTA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2000/11/25
Vol. E83-A  No. 11  pp. 2390-2394
Type of Manuscript:  LETTER
Category: Graphs and Networks
Keyword: 
graph embeddinggraph layoutVLSI layoutgrid
 Summary | Full Text:PDF(250.4KB)

Minimum Congestion Embedding of Complete Binary Trees into Tori
Akira MATSUBAYASHI Ryo TAKASU 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2000/09/25
Vol. E83-A  No. 9  pp. 1804-1808
Type of Manuscript:  PAPER
Category: Graphs and Networks
Keyword: 
graph embeddingcongestioncomplete binary treetorus
 Summary | Full Text:PDF(952.7KB)

A Linear Time Algorithm for Constructing Proper-Path-Decomposition of Width Two
Akira MATSUBAYASHI Shuichi UENO 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1998/05/25
Vol. E81-A  No. 5  pp. 729-737
Type of Manuscript:  Special Section PAPER (Special Section on Discrete Mathematics and Its Applications)
Category: 
Keyword: 
proper-path-decompositionproper-pathwidthpathwidthgraph layout
 Summary | Full Text:PDF(780.5KB)

On the Complexity of Embedding of Graphs into Grids with Minimum Congestion
Akira MATSUBAYASHI Shuichi UENO 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1996/04/25
Vol. E79-A  No. 4  pp. 469-476
Type of Manuscript:  Special Section PAPER (Special Section on Discrete Mathematics and Its Applications)
Category: 
Keyword: 
NP-completenessgraph embeddingcongestiongridVLSI layout
 Summary | Full Text:PDF(652.5KB)