An Analysis of Time Domain Reed Solomon Decoder with FPGA Implementation

Kentaro KATO  Somsak CHOOMCHUAY  

Publication:   IEICE TRANSACTIONS on Information and Systems
Publicized: 2017/08/23
DOI: 10.1587/transinf.2017EDP7039
Full Text: PDF(465.5KB)