An Approach for Solving SAT/MaxSAT-encoded Formal Verification Problems on FPGA

Kenji KANAZAWA  Tsutomu MARUYAMA  

Publication:   IEICE TRANSACTIONS on Information and Systems
Publicized: 2017/05/12
DOI: 10.1587/transinf.2016EDP7487
Full Text: PDF(177KB)