A High Performance FPGA-based Sorting Accelerator with a Data Compression Mechanism

Ryohei KOBAYASHI  Kenji KISE  

Publication:   IEICE TRANSACTIONS on Information and Systems
Publicized: 2017/01/30
DOI: 10.1587/transinf.2016EDP7383
Full Text: PDF(4MB)