For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A High Performance FPGA-based Sorting Accelerator with a Data Compression Mechanism
Ryohei KOBAYASHI Kenji KISE
IEICE TRANSACTIONS on Information and Systems
Full Text: PDF(4MB)