Deterministic Packet Buffer System with Multi FIFO Queues for the Advanced QoS

Hisashi IWAMOTO  Yuji YANO  Yasuto KURODA  Koji YAMAMOTO  Shingo ATA  Kazunari INOUE  

Publication
IEICE TRANSACTIONS on Communications   Vol.E96-B   No.7   pp.1819-1825
Publication Date: 2013/07/01
Online ISSN: 1745-1345
Print ISSN: 0916-8516
Type of Manuscript: PAPER
Category: Network System
Keyword: 
packet buffer,  multi FIFO queues,  memory controller,  quality services,  

Full Text: PDF(2.5MB)
>>Buy this Article


Summary: 
Network traffic keeps increasing due to the increasing popularity of video streaming services. Routers and switches in wire-line networks require guaranteed line rates as high as 20 Gbp/s as well as advanced quality of service (QoS). Hybrid SRAM and DRAM architecture previously presented with the benefit of high-speed and high-density, but it requires complex memory management. As a result, it has hardly supported large numbers of queue, which is an effective approach to satisfying the QoS requirements. This paper proposes an intelligent memory management unit (MMU) which is based on the hybrid architecture, where over 16k multi queues are integrated. The performance examined by the system board is zero-packet loss under the seamless traffic with 60–1.5 kByte packet-length (deterministic manner). Noticeable feature in this paper's architecture is eliminating the need for any premium memories but only low-cost commodity SRAMs and DRAMs are used. The intelligent MMU employs the head buffer architecture, which is suitable for supporting a large numbers of FIFO queues. An experimental board based on this architecture is embedded into a Router system to evaluate the performance. Using 16k queues at 20 Gbps, zero-packet loss is examined with 64-Byte to 1,500-Byte packet-length.