For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
High Throughput Turbo Decoding Scheme
Jaesung CHOI Joonyoung SHIN Jeong Woo LEE
IEICE TRANSACTIONS on Communications
Publication Date: 2012/06/01
Online ISSN: 1745-1345
Print ISSN: 0916-8516
Type of Manuscript: LETTER
Category: Fundamental Theories for Communications
turbo decoder, throughput, clock cycle, memory,
Full Text: PDF(351.6KB)
>>Buy this Article
A new high-throughput turbo decoding scheme adopting double flow, sliding window and shuffled decoding is proposed. Analytical and numerical results show that the proposed scheme requires low number of clock cycles and small memory size to achieve a BER performance equivalent to those of existing schemes.