A 58-µW Single-Chip Sensor Node Processor with Communication Centric Design

Shintaro IZUMI  Takashi TAKEUCHI  Takashi MATSUDA  Hyeokjong LEE  Toshihiro KONISHI  Koh TSURUDA  Yasuharu SAKAI  Hiroshi KAWAGUCHI  Chikara OHTA  Masahiko YOSHIMOTO  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E93-C   No.3   pp.261-269
Publication Date: 2010/03/01
Online ISSN: 1745-1353
DOI: 10.1587/transele.E93.C.261
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Section on Circuits and Design Techniques for Advanced Large Scale Integration)
Category: 
Keyword: 
cross-layer design,  sensor networks,  sensor node,  MAC protocol,  time synchronization,  low power,  

Full Text: PDF(1.6MB)>>
Buy this Article




Summary: 
This paper presents an ultra-low-power single-chip sensor-node VLSI for wireless-sensor-network applications. A communication centric design approach has been introduced to reduce the power consumption of the RF circuits and the entire sensor network system, through a vertical cooperative design among circuits, architecture, and communication protocols. The sensor-node LSI features a synchronous media access control (MAC) protocol and integrates a transceiver, i8051 microcontroller, and dedicated MAC processor. The test chip occupies 33 mm2 in a 180-nm CMOS process, including 1.38 M transistors. It dissipates 58.0 µW under a network environment.