Please login using the form on menu list.|
It is required to login for Full-Text PDF.
50 GHz Multiplexer and Demultiplexer Designs with On-Chip Testing
Theodore Van DUZER
IEICE TRANSACTIONS on Electronics Vol.E85-C No.3 pp.621-624
Publication Date: 2002/03/01
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Issue on Superconductive Electronics)
Category: Digital Devices and Their Applications
superconductive digital circuits,
Full Text: PDF(358.5KB)
We present the design of dual rail Data Driven Self Timed (DDST) DEMUX and MUX circuits for 50 GHz operation. The chosen current density is 6.5 kA/cm2 and simulations show good margins for speeds exceeding 50 GHz. Our previously reported dual-rail on-chip test system is also scaled up for 50 GHz operation.