For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Fast and Efficient Output Scheduler for High-Performance Input Queueing ATM Switches
Lillykutty JACOB Hyojeong SONG Hyeongon KIM Hyunsoo YOON
IEICE TRANSACTIONS on Information and Systems
Publication Date: 1998/03/25
Print ISSN: 0916-8532
Type of Manuscript: PAPER
Category: Computer Networks
ATM switch, input queueing, output scheduling, HOL blocking,
Full Text: PDF(784.2KB)>>
Many `output-scheduling' algorithms have been proposed for improving the performance of input queueing asynchronous transfer mode (ATM) switches, whereby cells from different random-access input queues destined for the same output can be scheduled for non-conflicting transmissions. An optimal output-scheduling algorithm, one with the full coordination of transmissions to all outputs, can approach the performance of output queueing. Because of the complexity of such an optimal scheduler, output schedulers proposed in the literature are without such coordination. We propose a simple way to incorporate such a full coordination in output-scheduling with much simple hardware, for small size switches. Throughput of the input queueing switch thus approaches that of the output queueing switch, without speed-up, input/output grouping or complicated hardware. To make the output-scheduling algorithm fast enough, we incorporate parallelism and pipelining. We perform detailed simulation study of the performance of the input queueing switch with the proposed scheduling algorithm.