A Low Power 622MHz CMOS Phase-Locked Loop with Source Coupled VCO and Dynamic PFD

Hiroyasu YOSHIZAWA  Kenji TANIGUCHI  Hiroyuki SHIRAHAMA  Kenichi NAKASHI  

Publication
IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences   Vol.E80-A   No.6   pp.1015-1020
Publication Date: 1997/06/25
Online ISSN: 
DOI: 
Print ISSN: 0916-8508
Type of Manuscript: Special Section PAPER (Special Section of Papers Selected from 1996 International Technical Conference on Circuits/Systems, Computers and Communications(ITC-CSCC'96))
Category: 
Keyword: 
PLL,  PFD,  VCO,  low power,  source coupling,  dynamic circuit,  

Full Text: PDF(516.8KB)>>
Buy this Article




Summary: 
To realize the high speed and low power CMOS Phase Locked Loop, we have developed new components of PLL: VCO and PFD. In the VCO, high speed and low power is realized with source coupled inverter pairs in the single loop three gate ring oscillator. And in the PFD, low power and small chip area are realized with the dynamic inverter. And with the simple design adjustment, both reduction of dead zone and immunity of current fluctuation at "O" output are implemented in Charge Pump. A fully CMOS PLL with these components have been designed with 0.8µ CMOS. At 622MHz operation, the power dissipation of 18mW is achieved by SPICE simulation.