For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A 0.9-V, 2.5 MHz CMOS 32-bit Microprocessor
Hiroaki SUZUKI Toshichika SAKAI Hisao HARIGAI Yoichi YANO
IEICE TRANSACTIONS on Electronics
Publication Date: 1995/04/25
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Issue on Low-Voltage, Low-Power Integrated Circuits)
Category: Digital Circuits
RISC, microprocessor, CMOS LSI, low-power,
Full Text: PDF(451.6KB)
>>Buy this Article
A 32-bit RISC microprocessor "V810" that has 5-stage pipeline structure and a 1 Kbyte, direct-mapped instruction cache realizes 2.5 MHz operation at 0.9 V with 2.0 mW power consumption. The supply voltage can be reduced to 0.75 V. To overcome narrow noise margin, all the signals are set to have rail-to-rail swing by pseudo-static circuit technique. The chip is fabricated by a 0.8 µm double metal-layer CMOS process technology to integrate 240,000 transistors on a 7.4 mm7.1 mm die.