A Circuit Library for Low Power and High Speed Digital Signal Processor

Hiroshi TAKAHASHI  Shigeshi ABIKO  Shintaro MIZUSHIMA  Yuni OZAWA  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E78-C   No.12   pp.1717-1725
Publication Date: 1995/12/25
Online ISSN: 
DOI: 
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Issue on Low-power Analog, Digital LSIs and ASICs for Multimedia)
Category: 
Keyword: 
low power,  high speed,  low cost,  GSM,  PDC,  NADC,  digital signal processing,  personal communication,  50 MIPS,  CPU,  

Full Text: PDF(903.7KB)
>>Buy this Article


Summary: 
A new high performance digital signal processor (DSP) that lowers power consumption, reduces chip count, and enables system cost savings for wireless communications applications was developed. The new device contains high performance, hard-wired functionality with a specialized instruction set to effectively implement the worldwide digital cellular standard algorithms, including GSM, PDC and NADC, and also features both full rate and future half rate processing by software modules. The device provides a wider operating voltage ranging from 1.5 V to 5.5 V using 5 V process based on the market requirement of 5 V supply voltage, even though a power supply voltage in most applications will be shifted to 3 V. Several circuits was newly developed to achieve low power consumption and high speed operation at both 5 V and 3 V process using the same data base. The device also features over 50 MIPS of processing power with low power consumption and 100 nA stand-by current at either 3 V or 5 V. One remarkable advantage is a flexible CPU core approach for the future spin-off devices with different ROM/RAM configurations and peripheral modules without requiring any CPU design changes. This paper describes the architecture of a lower power and high speed design with effective hardware and software modules implementations.