A Configurable Hardware Word Re-Ordering Block for Multi-Lane Communication Protocols: Design and Use Case

Pietro NANNIPIERI  Gianmarco DINELLI  Luca FANUCCI  

Publication
IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences   Vol.E102-A   No.5   pp.747-749
Publication Date: 2019/05/01
Online ISSN: 1745-1337
DOI: 10.1587/transfun.E102.A.747
Type of Manuscript: LETTER
Category: Communication Theory and Signals
Keyword: 
VLSI,  multi-lane,  high-speed,  word re-ordering,  SpaceFibre,  

Full Text: FreePDF(324.2KB)


Summary: 
Data rate requirements, from consumer application to automotive and aerospace grew rapidly in the last years. This led to the development of a series of communication protocols (i.e. Ethernet, PCI-Express, RapidIO and SpaceFibre), which use more than one communication lane, both to speed up data rate and to increase link reliability. Some of these protocols, such as SpaceFibre, are able to detect real-time changes in the number of active lanes and to adapt the data flow appropriately, providing a flexible solution, robust to lane failures. This results in a real time varying data path in the lower layers of the data handling system. The aim of this paper is to propose the architecture of a hardware block capable of reading a fixed number of words from a host FIFO and shaping them on a real time variable number of words equal to the number of active lanes.