NEST: Towards Extreme Scale Computing Systems

Yunfeng LU  Huaxi GU  Xiaoshan YU  Kun WANG  

Publication
IEICE TRANSACTIONS on Information and Systems   Vol.E101-D   No.11   pp.2827-2830
Publication Date: 2018/11/01
Online ISSN: 1745-1361
DOI: 10.1587/transinf.2018EDL8148
Type of Manuscript: LETTER
Category: Information Network
Keyword: 
high-performance computing,  optical interconnects,  optical switches,  network topology,  

Full Text: PDF(309KB)
>>Buy this Article


Summary: 
High-performance computing (HPC) has penetrated into various research fields, yet the increase in computing power is limited by conventional electrical interconnections. The proposed architecture, NEST, exploits wavelength routing in arrayed waveguide grating routers (AWGRs) to achieve a scalable, low-latency, and high-throughput network. For the intra pod and inter pod communication, the symmetrical topology of NEST reduces the network diameter, which leads to an increase in latency performance. Moreover, the proposed architecture enables exponential growth of network size. Simulation results demonstrate that NEST shows 36% latency improvement and 30% throughput improvement over the dragonfly on an average.