32-Gbit/s CMOS Receivers in 300-GHz Band

Shinsuke HARA  Kosuke KATAYAMA  Kyoya TAKANO  Ruibing DONG  Issei WATANABE  Norihiko SEKINE  Akifumi KASAMATSU  Takeshi YOSHIDA  Shuhei AMAKAWA  Minoru FUJISHIMA  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E101-C   No.7   pp.464-471
Publication Date: 2018/07/01
Online ISSN: 1745-1353
DOI: 10.1587/transele.E101.C.464
Type of Manuscript: Special Section PAPER (Special Section on Analog Circuits and Their Application Technologies)
Category: 
Keyword: 
Receiver,  CMOS integrated circuits,  terahertz,  frequency conversion mixers,  frequency multipliers,  amplifiers,  quadrature amplitude modulation,  

Full Text: PDF(3MB)
>>Buy this Article


Summary: 
This paper presents low-noise amplifier (LNA)-less 300-GHz CMOS receivers that operate above the NMOS unity-power-gain frequency, fmax. The receivers consist of a down-conversion mixer with a doubler- or tripler-last multiplier chain that upconverts an LO1/n signal into 300 GHz. The conversion gain of the receiver with the doubler-last multiplier is -19.5 dB and its noise figure, 3-dB bandwidth, and power consumption are 27 dB, 27 GHz, and 0.65 W, respectively. The conversion gain of the receiver with the tripler-last multiplier is -18 dB and its noise figure, 3-dB bandwidth, and power consumption are 25.5 dB, 33 GHz, and 0.41 W, respectively. The receivers achieve a wireless data rate of 32 Gb/s with 16QAM. This shows the potential of the moderate-fmax CMOS technology for ultrahigh-speed THz wireless communications.