For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Novel Parallel 8B/10B Encoder: Architecture and Comparison with Classical Solution
Pietro NANNIPIERI Daniele DAVALLE Luca FANUCCI
IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2018/07/01
Online ISSN: 1745-1337
Type of Manuscript: LETTER
Category: Digital Signal Processing
VLSI, 8b10b, parallel, encoding,
Full Text: PDF(246.8KB)
>>Buy this Article
8B/10B is an encoding technique largely used in different communication protocols, with several advantages such as zero DC bias. In the last years transmission rates have grown rapidly, thus the need of encoders with better performance in terms of throughput, area and power consumption raised rapidly. In this article we will present and discuss the architecture of two symbols parallel encoder, comparing it with a classical pipelined solution.