For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
LAPS: Layout-Aware Path Selection for Post-Silicon Timing Characterization
Yu HU Jing YE Zhiping SHI Xiaowei LI
IEICE TRANSACTIONS on Information and Systems
Publication Date: 2017/02/01
Online ISSN: 1745-1361
Type of Manuscript: PAPER
Category: Dependable Computing
process variation, timing variation, sample, path selection, least square,
Full Text: PDF(1.7MB)
>>Buy this Article
Process variation has become prominent in the advanced CMOS technology, making the timing of fabricated circuits more uncertain. In this paper, we propose a Layout-Aware Path Selection (LAPS) technique to accurately estimate the circuit timing variation from a small set of paths. Three features of paths are considered during the path selection. Experiments conducted on benchmark circuits with process variation simulated with VARIUS show that, by selecting only hundreds of paths, the fitting errors of timing distribution are kept below 5.3% when both spatial correlated and spatial uncorrelated process variations exist.