For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Saturating-Integrator-Based Behavioral Model of Ring Oscillator Facilitating PLL Design
Zule XU Takayuki KAWAHARA
IEICE TRANSACTIONS on Electronics
Publication Date: 2017/04/01
Online ISSN: 1745-1353
Type of Manuscript: BRIEF PAPER
ring oscillator, phase-locked loop, behavioral model, digital PLL,
Full Text: PDF(318KB)
>>Buy this Article
We propose a Simulink model of a ring oscillator using saturating integrators. The oscillator's period is tuned via the saturation time of the integrators. Thus, timing jitters due to white and flicker noises are easily introduced into the model, enabling an efficient phase noise evaluation before transistor-level circuit design.