Low-Power Driving Technique for 1-Pixel Display Using an External Capacitor

Hiroyuki MANABE†, Member, Munekazu DATE††, Hideaki TAKADA††, Nonmembers, and Hiroshi INAMURA†, Member

SUMMARY Liquid crystal displays (LCDs) are suitable as elements underlying wearable and ubiquitous computing thanks to their low power consumption. A technique that uses less power to drive 1-pixel LCDs is proposed. It harvests the charges on the LCD and stores them in an external capacitor for reuse when the polarity changes. A simulation shows that the charge reduction depends on the ratio of the capacitance of the external capacitor to that of the LCD and can reach 50%. An experiment on a prototype demonstrates an almost 30% reduction with large 1-pixel LCDs. With a small 10 × 10 mm² LCD, the overhead of the micro-controller matches the reduction so no improvement could be measured. Though the technique requires longer time for polarity reversal, we confirm that it does not significantly degrade visual quality.

key words: LCD, PDLC, 1-pixel, low power, capacitor

1. Introduction

Liquid crystal displays (LCDs), which control light electrically, are essential elements in everyday life. Multiple-pixel displays yield monitors or TVs while single-pixel displays provide shutters or light control glasses. Additionally, various ubiquitous and wearable devices have been developed and they are becoming widespread in our everyday environment. They will allow users to interact with daily objects and to access huge amounts of information anytime, anywhere, via wearable, always-on devices. Since the power consumption of LCDs is generally quite small, they suit ubiquitous or wearable devices. However, even lower power consumption is a critical requirement in building practical ubiquitous or wearable devices, because it extends the battery life and makes the devices smaller.

Examples of LCD-based devices include the active tags that we have developed [1]. The tag consists of a 1-pixel display with PDLC (polymer dispersed liquid crystal), a retroreflector, a micro-controller and a power source, see Fig. 1. The tag sends its ID by switching the PDLC (PDLC display) to modulate the light emitted from the tag reader. An IR-based depth sensing camera emitting continuous IR can be used as the tag reader. Since the transmittance of the PDLC is high and the retroreflector reflects light strongly, the tag can be decoded even if its physical size occupies less than one pixel on the image captured by the camera. Thanks to this advantage and its low power operation, the tag can be miniaturized, which is an important factor in making such tags useful in everyday life. Further miniaturization is desired to improve its acceptance and reducing the power consumption, especially that used to drive the LCD, is the key to achieve it.

Assuming the target to be 1-pixel devices with binary operation and square wave driving voltage such as used in our active tags, the proposed technique with its external capacitor can reduce the current and its time integral, charge, needed for polarity reversal. A simulation that treats the LCD as a capacitor shows that the technique can reduce the current and experiments on three PDLCs of different sizes confirm its effectiveness and limitation. The negative aspect of the technique, more time is needed for polarity reversal, is also evaluated. While a preliminary version of this work has already been reported [2], this paper describes further experiments and deeper analyses.

2. Related Work

Many small devices which interact with the user have multi-pixel or matrix LCDs, for example, smartphones and smart watches. Such LCDs can provide a lot of information to the user with little power consumption. Reducing power consumption without degrading display quality is essential and several techniques have been already proposed for active matrix LCDs. Their basic idea is charge sharing to address the issue that dot inversion provides the best display quality but consumes more power than either frame or line inversion. For example, simply shortening neighb-
boring column lines at the time of polarity reversal roughly halves the power consumption from the conventional driving method [3]. The technique of using an external capacitor offers the same savings [4]. There are more effective techniques but they are more complicated. Examples include a triple charge sharing method with an external capacitor [5], a multi-phase charge-sharing technique without external capacitor [6], and a multi-level multi-phase charge-recycling method with external capacitors [7]. The stepwise data driving technique [8] is almost the same. They are based on the idea that an LCD has multiple pixels and the power consumed for polarity reversal can be reduced if the charge is shared among the pixels and, in some cases, external capacitors. For plasma display panels (PDP), one technique uses the resonance between inductors and the PDP to improve overall power efficiency [9]. Reducing power consumption without hardware modification can be achieved by software-only techniques such as variable dot clock, variable frame refresh, liquid crystal orientation shift, and backlight luminance dimming [10], [11].

Unlike multi-pixel LCDs, 1-pixel LCDs, the target of the proposed technique, are used in far more applications than just information display. One of them, the smart glasses, takes three different approaches: electrochromic glass, suspended particle glass, and LC glass [12]. Application examples of large smart glasses include architectural glass, automobile, and aircraft [13]. A major disadvantage of the smart glass, the need for a voltage source, can be resolved by the integration of photovoltaic (PV) devices [12], [13], which means lower power consumption is desirable. PDLCD [14], one type of smart glass, is often used to realize electrically controlled privacy glasses thanks to its scattering property [15]. PDLCDs generally scatter light when they are OFF and transparent when ON, and a reverse mode PDLCD works as expected [16]. Such optical characteristics offer various applications. Squama, which consists of PDLCD tiles and forms programmable physical windows or walls, dynamically controls the visibility of its tiles according to the user’s needs [17]. Polymer stabilized cholesteric textured liquid crystals, like PDLCD, are used as dynamic screens to enhance interactive surface technology [18]. While regular LCDs require polarizers and total transmittance becomes less than 50%, PDLCDs do not and transmittance can exceed 80%. There are various PDLCD applications that focus on its high efficiency. In the active tag [1] mentioned before, using a PDLCD can extend the readable range. Eye glasses with PDLCDs to prompt the user to blink offer high transmittance and do not disturb daily activity [19]. The benefits of the PDLC are not limited to 1-pixel displays, multi-pixel displays are also possible. For example, the segmented PLNC (polymer network liquid crystal) display consumes ultra low power [20], and a direct-viewing display with PDLCDs can provide high optical efficiency [21]. Normal LCDs are also used as 1-pixel displays rather than PDLCD, but mainly as a shutter. Stereoscopic systems uses LC shutters [22]. The characteristics of LCs including power consumption and response time were investigated for three electro-optical modes assuming LC shutter applications [23].

Although several driving techniques can be used to reduce the power consumption for active matrix displays without display quality degradation, few techniques have been developed for 1-pixel displays. Lowering the driving frequency was examined in [20], applying lower voltage at the cost of lower contrast, or the use of memory display are candidates for successfully reducing the power consumption, however they are not suitable for some applications such as the active tag [1] or shutters. The charge sharing technique would work effectively for 1-pixel displays. However the conventional techniques can not be directly applied to 1-pixel displays since there are several differences between active matrix and 1-pixel displays. For example, the inversion method can be used for active matrix displays but not for 1-pixel displays; the former has one capacitor for each pixel while the latter does not.

3. Proposed Technique

The proposed technique is based on the charge sharing techniques that have been examined for active matrix LCDs [3]–[8], but it is specifically tuned for 1-pixel displays. The differences include that the LCD itself is used as a capacitor, no inversion method is applied, only two voltages are used to simplify the operation, and polarity reversal can take longer. The technique does not share the charge within pixels but uses an external capacitor to harvest and reuse the charge.

3.1 Operation Flow

The simplest driving circuit for a 1-pixel display has a micro-controller with two pins; we need only to output HIGH and LOW via the pins and invert the pin state for polarity reversal. A 1-pixel LCD resembles, in some ways, a capacitor, as large current flows at every polarity reversal while little current flows during stable state. The proposed technique requires an external capacitor and analog switches to harvest and reuse the charge. A possible circuit, shown in Fig. 2, uses a dual 4:1 multiplexer as analog switches; the operation flow for the circuit is shown in Fig. 3.

The simplest operation repeats Steps 1 and 5, which is defined as regular operation (i). If one more step is added to short the LCD during the polarity reversal, which involves Steps 1, 3, 5, and 7, the charge the micro-controller
has to supply becomes smaller than the regular operation (i), which corresponds to the technique in [3] for the active matrix LCD and defined as regular operation (ii). These regular operations can be performed simply by a microcontroller with two pins without a capacitor or switches. The proposed technique has eight steps to harvest and reuse the charge. Since the capacitor charges the LCD (Steps 4 and 8) before the microcontroller does (Steps 1 and 5), the microcontroller can reduce the current sent to the LCD. The charge on the LCD moves to the capacitor (Steps 2 and 6) before the microcontroller does (Steps 1 and 5), the microcontroller can reduce the current sent to the LCD. The charge on the LCD moves to the capacitor (Steps 2 and 6) before the LCD is shortened (Steps 3 and 7).

Assuming that the LCD is an ideal capacitor with capacitance $C_{\text{LCD}}$ and the external capacitor has capacitance $C_C$, the charges on the LCD and capacitor in these steps, $Q_{\text{LCD}}$, $Q_{\text{C}}$, and the external capacitor have capacitance $C_\text{C}$, these steps, $Q_{\text{LCD}}$, $Q_{\text{C}}$, and the external capacitor have capacitance $C_\text{C}$, these steps, $Q_{\text{LCD}}$, $Q_{\text{C}}$, and the external capacitor have capacitance $C_\text{C}$, are calculated as $Q_{\text{LCD}}(1)$ and $Q_{\text{C}}$.

When $\Delta Q$ is defined as the charge the microcontroller has to supply for a polarity reversal, $\Delta Q$ is equal to $2Q_{\text{LCD}}$ in regular operation (i) and $Q_{\text{LCD}}$ in (ii), and it is reduced as described in Fig. 3 when the proposed technique is applied. $\Delta Q$ depends on the initial charge of capacitor $Q_{\text{C}}$ at each cycle, which changes as the operation proceeds. Assuming the operation becomes stable (saturated) without oscillation, $Q_C(1)$ and $Q_C(5)$ would have the same value. In this case, $\Delta Q$ is given as follows,

$$\Delta Q = \frac{C_C + C_{\text{LCD}}}{2C_C + C_{\text{LCD}}} Q_{\text{LCD}}$$

If $C_C$ is much larger than $C_{\text{LCD}}$, $\Delta Q$ becomes $0.5Q_{\text{LCD}}$. That is, the technique reduces the charge to be supplied by up to 25% and 50% compared with regular operation types (i) and (ii).

3.2 Simulation

Though $\Delta Q$ under the saturated situation is calculated above, the exact status of operation is unclear. Before building and evaluating a prototype, we conducted a simulation on a PC to grasp the performance of the technique. In this simulation, $C_C$ is given as $kC_{\text{LCD}}$ using coefficient $k$ and the average of two $|\Delta Q|/Q_{\text{LCD}}$ values which correspond to $|Q_{\text{LCD}}(5) - Q_{\text{LCD}}(4)|$ and $|Q_{\text{LCD}}(8) - Q_{\text{LCD}}(1)|$, is used as an index for one cycle. Since in the initial state before Step 1, both the LCD and capacitor have zero charge, half of the index in the first cycle is 1. Note that the value directly reflects the supplied charge ratio compared with regular operation (ii).

Figure 4 shows the simulation results. The vertical axis plots the ratio of supplied charge. The effectiveness depends on coefficient $k$; small $k$ has little impact on charge reduction while large values are effective, as was implied above. It reveals that the number of cycles to convergence also depends on $k$.

Figure 5 shows another simulation result: the relationship between the supplied charge ratio under the saturated situation and the cycle count needed. The thin black line plots the limit value calculated from (1) and the thick line corresponds to its 99% level, an example used in calculating the required cycle count. The blue line shows the cycle count needed to reach the 99% level. The cycle count needed is linear to $k$, which implies that medium $k$ is most effective in actual systems, because the improvement matches that possible with large $k$ and the maximum current reduction is quickly achieved.
4. Evaluation

The simulation made several assumptions; the LCD is just a capacitor, the micro-controller works quite quickly with zero power consumption, and no leak currents and no resistance exist. Actual devices, however, render these assumptions invalid. Since it is important to confirm the technique with an actual prototype, experiments were conducted to confirm the technique. Three PDLCDs and the two developed circuits were tested to confirm positive and negative aspects of the technique.

4.1 Experiment Setup

Figure 6 shows the experimental setup including tested 1-pixel PDLCDs and the prototype circuit. The PDLCDs, which were developed for low voltage operation, 3 V (6 V in peak-to-peak), by Seiko Electric [24] were used. Three PDLCDs of different sizes were tested to measure the total performance, which depends in part on PDLCD size due to the offset of the micro-controller. They are labeled as 100 × 100 mm², 30 × 30 mm², and 10 × 10 mm² PDLCDs, and their effective area was about 98 × 98 mm², 28 × 28 mm², and 10 × 10 mm², respectively. The capacitance of the PDLCDs measured by an LCZ meter were 70 nF, 7 nF, and 1 nF at 50 Hz, respectively. Note that these values are typical and differ among samples even of the same size.

The circuit consists of a PIC micro-controller, 16LF1847 working at 31 kHz, a dual 4:1 multiplexer, MAX4639, and two small capacitors (0.1 µF) as bypasses for the two elements. The micro-controller is activated every 18 ms (this sleep time corresponds to Steps 1 and 5) to control the flows; overall, it takes about 36 ms for one cycle, from Steps 1 to 8. The PDLCDs were kept in the ON state in this driving pattern. The tested capacitors had values of 0.22 nF, 2.2 nF, 0.022 µF, 0.22 µF, 2.2 µF, 22 µF, and 220 µF, the first six were ceramic and the last one was an electrolytic capacitor. The external voltage source provided 3 V to the circuit though a resistor, 100 Ω (except 510 Ω for regular operation (i) for 30 × 30 mm² PDLCD) to limit the current so that the current did not exceed the dynamic range of the picoammeter. The current flows were measured 5 s, 30 s, 60 s, 120 s, 180 s, 240 s, and 300 s after the initial activation.

4.2 Measured Current

Figure 7 shows the values with the 100 × 100 mm² PDLCD under regular operation (i) and (ii) and the proposed technique with three capacitors at 180 s after initiation. The upper graphs show the voltages at the ends of the PDLCD and the lowest shows the current. While PDLCD voltages were simply changed under regular operation (i) corresponding to Steps 1 and 5, (ii) for Steps 1, 3, and 5, more complicated voltage traces were observed with the proposed technique from Steps 1 to 5. Large current flowed at the beginning of Step 5 in all operations (lower graph), which corresponds to the current needed to charge the LCD; its time integration corresponds to |ΔQ|. This large current caused a voltage drop at the current limiting resistor, which resulted in the voltage at the beginning of Step 5 being gradually increased to 3 V. The current then slowly decreased, which might be due to the bypass capacitors. Compared to regular operation, the proposed technique successfully reduced the current in Step 5. The averaged current over 2 ms, which corresponds to the time range of the figure, was 0.30 mA and 0.21 mA for regular operation (i) and (ii) and 0.20 mA (C=0.22 nF), 0.15 mA (C= 0.22 µF), and 0.16 mA (C=220 µF) for the proposed technique.

![Fig. 5 Simulation result of the charge ratio under saturated situation (black solid line refers to left axis) and cycle count needed to reach its 99% level (blue line refers to right axis). Cycle count is linear to the capacitance ratio k, and the improvement saturates when k is over several decades even if many cycle counts are used.](image1)

![Fig. 6 Experimental setup. Three 1-pixel PDLCDs: 100 × 100 mm², 30 × 30 mm², and 10 × 10 mm², were tested with the developed driving circuit. The capacitor is easily replaced. This figure does not show the voltage source or the picoammeter.](image2)
Figure 7 shows the results for the $30 \times 30 \text{mm}^2$ PDLCD at 180 s after initiation. Though PDLCD voltages seem the same as those for the $100 \times 100 \text{mm}^2$ PDLCD, the current trace is different. Note that the shape of the current trace for regular operation (i) differs due to use of a larger resistance to limit the current. One similarity is the successful reduction in the large current peak of Step 5. However, a small peak was observed before Step 5 or 3 in regular operation (i) and Step 2 in the technique, which corresponds to the current needed to wake up the micro-controller. The small peaks created by the regular and proposed technique seem almost the same, but the duration between the peaks during which some current flowed, differs due to the operation steps (compare regular (ii) to the proposal). This additional current and the long operating duration decrease the efficiency of the proposed technique. The averaged current (2 ms duration) was 29 $\mu\text{A}$ and 19 $\mu\text{A}$ for regular operation (i) and (ii) and 13 $\mu\text{A}$ for the proposed technique with 0.22 $\mu\text{F}$ capacitor.

The current history of the $10 \times 10 \text{mm}^2$ PDLCD at 180 s after initiation is shown in Fig. 9. The current trace recorded without any PDLCD is also shown; it represents the operations of the micro-controller and the multiplexer. The current for the micro-controller’s operation is clearly measured. It is observed that the peak at the beginning of Step 5 is reduced with the technique same as for other PDLCDs. However, its reduction is small due to the small dimensions of the LCD, and is comparable to the current additionally consumed by micro-controller operation. The averaged current (2 ms duration) was 8.0 $\mu\text{A}$ and 6.4 $\mu\text{A}$ for regular operation (i) and (ii) and 6.4 $\mu\text{A}$ for the proposed technique with 0.22 $\mu\text{F}$ capacitor.

4.3 Supplied Charge vs. Capacitance

Figure 10 shows the relationship between supplied charge and the capacitance of the external capacitor. The charge was calculated as the time integration of the current over 2 ms periods. The values at various times after initiation are plotted and those for 180 s are connected with a solid line. For the $10 \times 10 \text{mm}^2$ PDLCD, the charges at 1- and 3-hours after initiation are plotted. The ratio compared to regular operation (ii) is indicated on the right axis.
The reduction in charge depends on the capacitance and the size of the PDLCD. For example, the charge with the 100 × 100 mm² PDLCD decreases as the capacitance increases when the capacitance is small but seems saturated when the capacitance is large. This is also found with the 30 × 30 mm² and 10 × 10 mm² PDLCDs. However, the reduction with a specific capacitor changes according to time, increasing when the capacitance is small but seems saturated than that achieved with the 30 × 30 mm² PDLCD. Almost 30% reduction was achieved (maximum reduction was measured with 0.22 μF and 100 × 100 mm² PDLCD at 30 s as 27.7%, 22 μF and 30x30mm PDLCD at 180 s as 29.8%). Since the micro-controller’s current was relatively small for the 10 × 10 mm² PDLCD, it is clearly seen that longer times are required with larger capacitors. This result matches the simulation result that indicates the cycle count needed is linear to the capacitance ratio k.

Considering the efficiency against regular operation (ii), it was successfully improved with the 100 × 100 mm² and 30 × 30 mm² PDLCDs. Almost 30% reduction was achieved (maximum reduction was measured with 0.22 μF and 100 × 100 mm² PDLCD at 30 s as 27.7%, 22 μF and 30x30mm PDLCD at 180 s as 29.8%). Since the micro-controller’s current was relatively small for the 100 × 100 mm² PDLCD, a larger reduction was expected than that achieved with the 30 × 30 mm² device. One of the possible reasons is the large leak current of the tested PDLCD. There is no improvement with the 10 × 10 mm² PDLCD because the overhead of the micro-controller’s current cancels the effect. The charge needed to drive just the PDLCD can be calculated by subtracting the value measured when no PDLCD was connected. Comparing the technique to regular operation (ii) in terms of this theoretical charge, the reduction reaches 50%. This reduction can be achieved by using an extremely low power micro-controller.

4.4 Flicker Test

The active tag assumed as a target application performs polarity reversal once every 200 ms or so to yield the ID transmission rate of 2.4 bps with Manchester encoding. This slow bit rate is due to the PDLCD’s asymmetric and slow reaction times; about 20 ms to change to transparent and 170 ms to scattering (these values correspond to a transparency change from 10% to 90%). While one of the drawbacks of the technique is that longer time (about 400 μs) is required to realize polarity reversal as it takes multiple steps, it has negligible impact on the active tag’s operation.

The standard PDLCD usage is smart glass in which the PDLCD tends to keep its state, ON or OFF, for a long time and human-perceptible performance is important, unlike the tag. Lowering the driving frequency is a major approach to reducing the power consumption [10], [11], [20] and combining with it the proposed technique would offer higher efficiency. In such LCD-based applications with infrequent polarity reversal, longer time for polarity reversal, may impact the LCD service quality by creating flicker. Note that when ON state is kept for 400 ms in the active tag, one polarity reversal during the period causes human-visible flicker, however, the tag’s ID is successfully decoded. This flicker test is intended for human-visible evaluation assuming smart glass usage.

We determined the conditions under which flicker was perceived by eight subjects (all males from 25-38 years old) using the 100 × 100 mm² PDLCD with the proposed technique and regular driving (ii) in a regular office environment, where LED fluorescent tubes driven at 106 kHz were used as ceiling lights. The driving circuit implemented for this experiment differed from that of the previous experiment. The voltage applied to the PDLCD was 3 V, the same as in the previous experiment, which was sufficient to saturate its optical characteristics. This experiment includes two tests: flicker threshold and determining whether the difference is perceptible.

The flicker threshold test proceeded as follows. The sleep time for Steps 1 or 5 were changed sequentially every 6.3 s from 15, 19, 23, 27, 31, 35, 39, to 43 ms. Since other steps took shorter time durations shown as Figs. 7, 8, and 9, the PDLCD always held the ON state, with flicker in some cases. Before starting the experiment, the subject was asked to carefully watch the PDLCD to detect the flicker created by its operation. In this training period of a few minutes, the subject could change the placement of the PDLCD to maximize flicker detection. The placement was fixed before commencing the experiment. The sleep time at which the subjects first perceived the flicker was recorded. This test was repeated 5 times for each technique. Some subjects
picked the same specific sleep time, e.g., 31 ms for all 5 trials, but the others picked different times in every trial, e.g., 31 ms for 2 trials and 35 ms for 3 trials. The thresholds, the median for the five values, depended on the subject from 23 to 35 ms; five subjects had the same values for both driving techniques, two had larger values with the regular operation, and one showed the opposite.

After the flicker threshold test, the second test started. This test examined whether the subject could perceive the difference between the two driving techniques with the same sleep time. The controller switched between the regular driving (ii) and the proposed technique every 2.1 s with the same sleep time, and the subject was asked whether there was any differences between the two. Note that no difference does not mean no flicker in this test. The sleep time was varied manually after the subject answered. Five subjects reported that some difference could be seen after careful watching when sleep times equaled or exceeded the flicker threshold. Even the subjects whose flicker threshold for the proposal were different from that for the regular one, could not detect the difference when the sleep time was set shorter than the threshold for regular driving. Since the driving frequency is generally selected so as to avoid flicker, shorter sleep times than the threshold in this test, the test confirms that the proposal does not degrade LCD visual quality from the viewpoint of human visual capability. Considering the standard usage of PDLCDs, the visual comparison provides useful data for practical use. These results confirm that the sleep time can be set to 23 ms (or less) with the tested PDLCDs which together with lowering driving frequencies, will further lower the power consumption. For example, $3.9 \times 10^{-5} \text{J} (0.15 \text{mA} \times 3 \text{V} \times 2 \text{ms} \times 1000 \text{ms} / 23 \text{ms})$ was needed for polarity reversals per second ($C=0.22 \mu\text{F}$) when the sleep time was 23 ms, while $6.0 \times 10^{-5} \text{J}$ when it was 15 ms.

5. Conclusion

A technique that improves the efficiency with which a 1-pixel LCD can be driven was proposed. It harvests the charge on the LCD and stores it in an external capacitor for reuse when the polarity of the driving voltage changes. Its performance was simulated and measured by testing a prototype. The simulation showed that charge reductions of up to 50% compared with regular operation (ii), were possible and that the degree of reduction and the time taken to reach current saturation depend on the ratio of the capacitance of the capacitor to that of the LCD. The improvement was confirmed in the experiment and the overall reduction in supplied charge was almost 30% when the micro-controller’s power consumption was relatively small. Unfortunately the experiment showed that the overhead of the micro-controller (its power consumption) is significant for small LCDs. An additional experiment confirmed that the increase in time taken by the proposed technique to effect polarity reversal had little impact on the degree of flicker perceived.

When the active tag uses a $10 \times 10 \text{mm}^2$ PDLCD as one of the target applications, the proposed technique (in its current prototype) is unable to contribute to tag miniaturization. Further improvements are needed, for example, using multiple capacitors for more effective power reduction and a low power micro-controller. Though the technique currently does not suit tiny tags, there are several possible applications such as, light control glasses [19] in which the proposed technique would be effective.

References


Hiroyuki Manabe was born in 1976. He received the B.E., M.E., and Ph.D. degree from Tokyo Institute of Technology in 1999, 2001, and 2015, respectively. He joined NTT DOCOMO in 2001 and have worked on HCI field. His interests include wearable computing, ubiquitous computing, input devices, and biological signal processing. He is a member of IPSJ and ACM.

Munekazu Date received the B.S. degree in physics from Gakushuin University, Tokyo, Japan in 1990, an M.E. degree in applied electronics from Tokyo Institute of Technology, Yokohama, Japan, in 1992, and the Ph.D. degree in Chemistry from Tokyo University of Science, in 2003. He has been with Nippon Telegraph and Telephone (NTT) Corporation, Tokyo, Japan since 1992. There, he has been engaged in research on holographic optical devices using polymer/LC composites and 3D displays. He joined NTT COMWARE Corporation, Chiba, Japan in 2010 and rejoined NTT Corporation in 2012. Dr. Date is a member of the Society for Information Display, the Institute of Electrical and Electronics Engineers, the Japanese Liquid Crystal Society, the Institute of Electrical Engineers of Japan, Holographic Display Artists and Engineers Club and Consortium of 3DBusiness Promotion.

Hideaki Takada received the Bachelor of Engineering degree in Information and Communication Technology from Tokai University, Shizuoka, Japan, in 1995. He received the Master of Engineering degree in Information Systems from the University of Electro-Communications, Tokyo, Japan, in 1997. He received the Doctor of Science degree in Global Information and Telecommunication Studies from Waseda University, Tokyo, Japan, in 2007. He joined NTT Integrated Information & Energy Systems Laboratories, Nippon Telegraph and Telephone (NTT) Corporation, Tokyo, Japan in 1997. He is currently a Senior Research Engineer, Supervisor at NTT Media Intelligence Laboratories. He has been engaged in the research of 3D visual perception and 3D display technology. He has received the Best Paper Award from the 3-D image conference in 2001, the Young Researcher’s Award from the Virtual Reality Society of Japan (VRSJ) in 2002, the Achievement Award from the Institute of Electronics, Information and Communication Engineers (IEICE) in 2003, and Commendation by the Minister of Education, Culture, Sports, Science, and Technology in 2006. He is a member of the Institute of Electrical and Electronics Engineers (IEEE), and the Institute of Image Information and Television Engineers (ITE).

Hiroshi Inamura joined NTT DOCOMO, Inc. in 1998. His research interests include system research on mobile device and distributed system. Before DOCOMO, he was a research engineer in NTT labs since 1990. From 1994 to 1995, he was a visited researcher in the Department of Computer Science, Carnegie Mellon University. He received B.E., M.E., and D.E. degree in Keio University, Japan. He is a member of IPSJ, ACM, and IEEE.