SUMMARY  

Digital RF solutions have been shown to be advantageous in various design aspects, such as accurate modeling, design reuse, and scaling when migrating to the next CMOS process node. Consequently, the majority of new low-cost and feature cell phones are now based on this approach. However, another equally important aspect of this approach to wireless transceiver SoC design, which is instrumental in allowing fast and low-cost productization, is in creating the inherent capability to assess performance and allow for low-cost built-in calibration and compensation, as well as characterization and final-testing. These internal capabilities can often rely solely on the SoCs existing processing resources, representing a zero cost adder, requiring only the development of the appropriate algorithms. This paper presents various examples of built-in measurements that have been demonstrated in wireless transceivers offered by Texas Instruments in recent years, based on the digital-RF processor (DRP™) technology, and highlights the importance of the various types presented; built-in self-calibration and compensation, built-in self-characterization, and built-in self-testing (BiST). The accompanying statistical approach to the design and productionization of such products is also discussed, and fundamental terms related with these, such as ‘soft specifications’, are defined. 

**key words:** system-on-chip (SoC), digital RF processor (DRP), design for testability (DfT), design for manufacturability (DfM), built-in self-testing (BiST), soft specifications

1. Introduction

The past decade has seen an explosion in the consumer markets of many RF transceiver based products, such as mobile phones, wireless headphones, wireless local-area-networks (WLAN), global-positioning satellite (GPS) receivers, and various entertainment and computing devices. This growth has been both a driver and the outcome of the ever-increasing levels of integration, which have been enabled by the advent of CMOS technology. It has also created a persistent cost-reduction trend, which is supported not only by the increased level of integration and the resultant miniaturization, but also by the introduction of fundamentally new approaches to design and productionization. These include built-in mechanisms that allow for self calibration and compensation, for production testing, and even for characterization. All this has become possible with the integration of the analog/RF functions of a transceiver with its digital baseband processor and memory on a single CMOS die, as demonstrated in [1]–[4].

The motivation for developing digital alternatives to functions that were traditionally designed in analog, as well as a survey of a few examples, may also be found in [5], [6]. In addition to the pioneering effort by Texas Instruments, there have been a large number of other commercial realizations of all-digital PLL’s, for example [23]–[25]. An extensive recent survey of transceiver solutions and related patents filed by several companies may be found in [25].

2. Integrating Analog/RF with Digital

For many years, digital circuitry has been benefiting from automatically-inserted testing capabilities and high production yield, dominated by the inevitable defect-density experienced in the chip fabrication. Contrarily, analog/RF functions have been designed and tested using entirely different methodologies, which are incompatible with a digital SoC environment in terms of the testing costs and the targeted yields. For example, digital processors, logic, and memory, would be tested using primarily built-in mechanisms, and would rely on automatic-test-equipment (ATE) that is fully digital and is of low cost. Furthermore, many such digital devices could be tested in parallel, and the production yields would be typically very high (well above 95%), resulting in overall low testing costs. But when these digital elements are at the core of a modern RF transceiver SoC, where the RF/mixed-signal functions typically constitute a small portion of the SoC area, as shown in the example GSM SoC of Fig.1, the testing requirements and costs, as well as the resultant yields, can potentially be dominated by the analog circuitry. Since analog circuitry is significantly more prone to performance variability, particularly when implemented in the most advanced CMOS processes, its performance can more easily deviate from the targeted specifications for it. The consequences of this are: the perceived
need for accurate performance testing that is not supported by the low-cost digital ATE, yield losses, and, ultimately, increased production costs. The traditional approach to design and testing of RF/analog circuitry may have been acceptable when these functions were on a separate die, implemented in the most suitable fabrication process and allowed the assumption of mixed-signal ATE and production yields well below 90%. However, these are no longer valid assumptions in today’s era of highly integrated, digitally-dominated, low-cost SoCs. Hence, in order to minimize production costs and ensure cost-competitiveness of the overall SoC, a new approach to design and productization must be adopted. The design aspects associated with this new approach include extensive digitization of functions that were traditionally designed in analog circuitry, reliance on built-in calibration/compensation that is typically based on digital processing, and a design-for-testability philosophy wherein a product’s datasheet provides statistical distributions, rather than hard-limit based specifications, in order to minimize testing costs and maximize production yields. The architectural aspects of the digitally-intensive transceiver are not covered here, and may be found in [1], or in the Japanese translation of this book [2], as well as in [3]–[6] and in [25].

An example of a highly-integrated digitally extensive transceiver is shown in Fig. 2. In this example a Digital-RF Processor (DRP™) for GSM/EDGE is shown, which requires very few external functions to realize a GSM cell-phone (e.g., battery management and a high-power front-end module). In addition to the baseband processor that is integrated with the analog/RF transceiver, the SoC includes a dedicated processor that is used to control the transceiver and to serve for various calibration and testing algorithms.

A particular transceiver function of interest demonstrating the principles discussed here, which is covered in detail in [1], [2], is the all-digital-PLL (ADPLL), shown in greater detail in Fig. 3. This sub-system, which realizes the functions of carrier generation and modulation for the trans-

![Fig. 2 Block diagram of the DRP-based cellular transceiver SoC.](image)

mitter, as well as local-oscillator generation for the receiver, serves as a classic example for the approach presented here. Due to its digital nature, various internal signals in the ADPLL, such as its frequency measurements and phase error, are inherently digital, allowing simplified implementation of built-in compensation and production tests, some of which are discussed in Sect. 6.

Since the new approach greatly relies on the ability to internally measure and process signals of interest, typically corresponding to RF/analog performance parameters, it is important to distinguish between different types of internal measurements, which is the focus of the next section.

3. The Different Types of Built-In Measurements

Built-in measurements may serve various different needs, all of which enable the minimization of productization costs. Three of these are defined here in separate subsections, where the distinct purposes and requirements associated with each type of built-in measurement are outlined.

3.1 Production Testing (or ‘Final Testing’)

Although the term ‘test’ is often used in place of ‘measurement’, an internal measurement should be considered a built-in self-test (BiST) only when it is used to verify that the tested function satisfies some predefined criteria that is necessary to allow the device-under-test (DUT) to be delivered to a customer. Ideally, the integrity of the tested function, i.e., the absence of fabrication defects in it, would serve as sufficient criteria. Such reduced criteria would preferably result in the need for minimal and crude testing of that function and would serve in place of traditional accurate performance measurements, as demonstrated in [7]–[9].

3.2 Performance Adjustments (Calibration/Compensation)

Performance adjustments are required in order to compensate for intolerable performance variations that would be
experienced as a result of variations in the fabrication process and in the operating conditions, including supply voltages and temperature. The built-in measurements associated with this need are required to be accurate enough to ensure, with sufficiently high probability, that the internally-measured performance can be brought to within the targeted range for it. This need is discussed in Sect. 7 and is demonstrated in [10]–[16].

In the absence of self-compensation capabilities, the final testing might be forced to include relatively accurate parametric measurements, requiring extended test time on costly mixed-signal ATE, and resulting in yield loss associated with the percentage of devices whose performance has shifted outside of the targeted window, as shown in Fig. 4. For this reason, a device’s ability to self-sufficiently compensate for performance variations directly affects its production costs and is therefore crucial for achieving cost competitiveness in a consumer market’s mass-volume production environment.

3.3 Built-In Self-Characterization

The characterization of the performance of a particular function in a transceiver may pertain to one specific circuit in it or to a sub-system in the SoC that involves the proper functionality and coordination of multiple functions. Characterization activities may have different purposes depending on the productization phase in which they are carried out. For example, in an early post-silicon phase, accurate characterization, typically performed manually on a small number of fabricated samples, is carried out for the purpose of determining the extent by which the actual performance of the fabricated samples deviates from what was targeted. Certain deviations, resulting from design errors/oversights or modeling shortcomings that are established in this debugging phase, may require design modifications and therefore typically necessitate full and accurate understanding. This is usually obtained by performing measurements on different samples from different production lots, to experience process variations, as well as under different operating conditions. A later stage in which characterization is carried out targets the identification of the statistical distribution of a parameter of interest over a large volume of devices. Although high accuracy may be desirable, it is also desirable to carry out such measurements in an ATE environment while relying as much as possible on built-in measurements, to allow for a reduced-time low-cost operation. An example of a built-in measurement capability that was used for the purpose of characterization is given in [16].

4. Built-in Self Testing (BiST) Fundamentals

Production test costs are proportional to the test time, and hence it is desirable to minimize the duration allocated to such measurements. This becomes more feasible as their accuracy requirements are relaxed and as more devices can be tested in parallel due to the minimized need for ATE resources to perform a given test. The production testing, also called ‘final testing’, is only meant to screen out defective and incompliant devices. Therefore, the measurement accuracy in final testing only needs to be sufficient to satisfy the targeted probabilities for making the two types of erroneous decisions in the screening of devices:

- failing a device that was suitable for delivery, thereby resulting in yield loss, or
- passing a device that should have been screened out, resulting in degraded delivery-quality, expressed in defective parts-per-million (DPPM).

Although the probability for both events would, ideally, be zero, non-zero probabilities are allowed in the low-cost mass-volume applications targeted here. This may be exploited as the test program is developed by allowing a budget for yield loss associated with the first type of error, as well as DPPM associated with the second. This means that the testing of transceiver functions does not need to be based on accurate measurements that are to be compared against the corresponding targeted design specifications, resulting in overly expensive testing, without offering a competitive reward in the consumer market.

The statistical distribution of an amplifier’s gain, representing one function in a transceiver, is given as an example in Fig. 4, where it is assumed that the gain must be higher than min (e.g., 26 dB), in order to meet a receiver’s targeted sensitivity, and lower than max (e.g., 30 dB), in order to meet the linearity requirements (i.e., ability to withstand strong blockers). This statistical distribution is assumed to have been established over high volume of devices (e.g., a million units), and the probability for the outliers on the left side, representing amplifiers with production defects, is visually exaggerated for clarity. This figure illustrates that when the distribution of performance can be narrowed through the use of self-calibration and compensation, there is no need for accurate measurement of it during final testing. Instead, a crude measurement may be used, while the function of interest (an amplifier, in this case) is undergoing self-compensation, to determine whether it is defective or not. This serves to reduce the test costs as well as the mean value.
unnecessary yield loss shown in conjunction with the alternative parametric test, for which the limits max and min are applied (i.e., a strict specification-compliance test).

In essence, the goal of final testing should be limited to simply distinguishing between the populations of compliant devices that are to be shipped and those that are to be screened out, as shown in Fig. 5. The statistical targets suggested as examples in that figure may be realistic, but these generally depend on the cost/profit analysis for a given SoC. Such analysis is to be used to derive the budget for test-time and the targeted yield, and must also consider the quality (DPPM) committed to a customer.

Statistical analyses, demonstrating the validity of the crude-measurement approach for final-testing, are provided in [17] and summarized in the following subsections.

4.1 The Quality of a High-Volume Shipment (DPPM)

The number of defective or compliant devices $D$ in a shipment of large quantity $S$ defines its quality and reflects on the reliability of the screening process performed at production by the SoC vendor. In the consumer market of low-cost SoCs, agreed-upon values for the fraction that $D$ represents may be on the order of hundreds of defective parts-per-million (DPPM). This fraction, expressed as the ratio in (1), corresponds to the probability, denoted $P_{\text{ad}}$, for a defective device to pass the test and be shipped:

$$P_{\text{ad}} = D/S$$ (1)

If the quality requirement is, for example, 100 DPPM, this probability must be limited to $P_{\text{ad}} \leq 10^{-3} = 0.01\%$. Possible reasons for the misidentification of a defective or compliant device may be the test inaccuracy or the absence of a test that would detect the fault or incompliance in that device, which can occur whenever the test coverage is below 100%.

The behavior of a defective function, such as an amplifier, for example, is assumed to be substantially different from that of a normal one. If its typical gain is 20 dB, for example, then a production defect is more likely to result in it exhibiting attenuation, rather than in a slight gain loss, thereby creating more than 20 dB of a difference and allowing a crude measurement to detect such fault. To meet the quality target $P_{\text{ad}}$, the probability for passing that device despite its defective block, denoted $P_{\text{pd}}$, must satisfy the inequality

$$P_{\text{pd}} = P_d \cdot (1 - P_{dd}) \ll P_{ad},$$ (2)

where $P_d$ denotes the probability of that block being defective and $P_{dd}$ is the probability of detecting such defect. If, for example, a defect in a low-noise amplifier (LNA) of a receiver’s front-end occurs in one out of 10,000 devices (i.e., $P_d = 10^{-4}$) and the test procedure implemented for it will detect only $P_{dd} = 90\%$ of the defective LNAs, then $P_{pd} = 10^{-4} \times (1 - 0.9) = 10^{-5}$, which is an order of magnitude below the target of $P_{ad} = 0.01\%$. In this example, defective LNAs could account for up to 10\% of the total population of defective devices $D$.

4.2 Yield Loss when Failing ‘Good’ Devices

This type of erroneous decision, often referred to as ‘overkill’, occurs when a device that is not faulty is failed, resulting in yield loss. This is typically the result of an inaccurate measurement or the consequence of applying an overly strict test limit in an attempt to account for measurement errors. Assuming low probabilities $P_i (i = 1 \ldots M)$ for mistakenly failing each of the $M \gg 1$ individual tests for the various compliant blocks tested, the probability, $P_{fc}$, for failing a compliant device, may be approximated as the sum of the small probabilities in (3).

$$P_{fc} \approx \sum_{i=1}^{M} P_i$$ (3)

Naturally, it is desirable for the production yield, or probability $P_s$ that a device passes all the tests and is shipped, to be dominated by actual fabrication defects rather than by ‘overkill’. This will be the case whenever inequality (4) is satisfied.

$$P_{fc} \ll 1 - P_s$$ (4)

However, if the defect density is sufficiently low, allowing the targeted yield to be met with margin, the decision error probability $P_{fc}$ may be allowed to dominate the yield, as expressed in the approximated equality (5).

$$P_s \approx 1 - P_{fc}$$ (5)

If, for example, the yield target for a particular SoC is $P_s = 98\%$, but the fabrication defect density is very low, resulting in less than 0.5\% faulty devices, then the probability of failing a compliant device may be allowed to slightly exceed $P_{fc}=1.5\%$. Hence, if an alternative, more accurate but costly test program could reduce this probability, it may not be an economically desirable solution and it may be more...
worthwhile to allow the 1.5% ‘overkill’ in this example.

4.3 Defining the Pass/Fail Criteria for a Test

Traditionally, the pass/fail criteria for a particular RF/analog test has been linked to a corresponding parameter in the design specifications. Consequently, design targets often propagate into the test program, resulting in explicit measurements of performance parameters. Common examples of these are: receiver sensitivity, linearity (such as intermodulation effects and performance in the presence of interference), phase-trajectory-error (PTE) in GSM transmitters, and error-vector-magnitude (EVM) in complex transmitters. If large volumes reveal that a design target is not met at high enough probability, the committed performance in a product’s data sheet may be relaxed, but would typically still maintain the traditional format of $\min$, $\text{typ}$, $\max$, implying that devices that have passed the test must have exhibited performance within that committed range. The relaxation is designed to reduce the loss in production yield caused by incompliance with that targeted specification, while the reduction in committed performance is perceived as acceptable. However, with such approach, the test program is still forced to measure that performance parameter accurately, resulting in the need for accurate analog ATE, as well as the need to fail devices that do not meet the criteria, both of which impact profitability.

Contrarily, the approach described in [17] proposes the use of ‘soft specifications’, wherein the statistical distribution of a performance parameter, characterized over sufficiently large volumes, is communicated to customers. For example, a receiver’s sensitivity may be within a certain range around the typical value with some 99% probability, and up to 2 dB inferior to that value with less than 1% probability. Although 1% is a much higher percentage than the agreed upon DPPM, these devices do not have to be considered defective and the representative quality of the customer’s product, targeted at the consumer market, should still be satisfactory. This eliminates not only the waste associated with failing these slightly inferior devices, but mostly the high costs associated with identifying them in final testing, a cost that may be considered ‘money left on the table’.

5. Structural versus Parametric Testing

The costly parametric testing, still widely employed for RF/analog functions, is in great contrast to the mature structural approach adopted long ago in the testing of digital functions, wherein the circuitry is tested for production defects using scan-chains. The additional logic allowing these scan chains is automatically inserted as part of the digital design flow and is designed, with accompanying test-vectors, to allow for maximal coverage of the digital logic to which it is added. This means that almost all possible defects in the logic being tested, such as stuck-at-zero/one faulty nodes in it, could be detected. It is also common to run multiple scan chains in parallel in order to allow for faster testing of a large amount of logic. Thus, a digital function is deemed defective based on the integrity of the elements comprising it rather than through verification of its intended function (e.g., a multiplier is not tested by multiplying numbers in it).

There are various reasons why such structural approach has not yet become as prevalent for analog/RF circuitry. While a more limited set of building blocks exists in digital circuitry, and the definition and detection of faults in them may be relatively simple, the analog equivalent is considerably more complex. The higher complexity of this challenge in RF/analog circuitry, the relatively recent trend of integrating it into a digitally extensive SoC, and the common misconception as to what the goal of testing should be, all account for the lagging of a structural approach in analog/RF. It should be noted, however, that the development of fault models for analog circuitry has been of interest for many years [18], [19], and structural testing of analog/RF functions has been demonstrated. It is, therefore, anticipated that this trend will continue and as CAD tools for analog design progress, automatically-inserted structural built-in-self-testing may become part of the design flow, just as with digital circuitry.

An analog/RF function may be tested in a structural manner at a few different levels. These may be at the subsystem level, where a few different circuits are involved in a single test (e.g., an entire receiver front-end), at the circuit level (e.g., one amplifier or oscillator at a time), or at the component level (e.g., individual capacitors or transistors involved in each measurement). The choice of a particular level of structural testing should consider the required test resources, test time and test coverage. The next section provides examples of structural BiSTs, as well as BiST replacements for parametric tests that are traditionally performed externally.

6. The Implementation of Built-In Self-Testing (BiST)

An example for the benefits of a structural test performed at the component level may be seen in the testing of a digitally-controlled-oscillator (DCO) that has multiple banks of capacitors allowing it fine frequency resolution over a wide range, as described in [1]–[4].

A functional test of such oscillator, typically performed at very few frequencies, may not reveal a defect in one of the capacitors, which might manifest itself during normal operation. A component-level structural test, however, where each capacitor is tested individually, as described in [7], can serve to provide full coverage of the capacitor banks and would detect a defect that may occur in one of them without necessitating any parametric RF measurement.

As shown in [7], when a tested capacitance is toggled by the BiST software running on the internal processor, a digital periodic waveform is observed on the ADPLL’s phase-error signal (‘PHE’ in Fig. 3). A crude examination of this waveform is sufficient to detect disconnected or shorted
level may not be very accurately controllable, and it is also impractical to assume that a signal approaching sensitivity levels may be created in such manner. Nevertheless, such loopback test may effectively serve for crude testing, which should be sufficient in final testing, where the purpose of the test is merely to detect defects that significantly impact performance.

A ‘design marginality’ defines a situation in which the performance of a given circuit or system violates its targeted specifications at a probability higher than the afforded DPPM due to the natural distribution of performance resulting from the process variations. It is also assumed that the probability of failing the specifications is still low enough for the yield-loss to be affordable, e.g., 3% and not 60%, such that the motivation to redesign and refabricate is low (and, in practice, may not be affordable due to schedule constraints). In such scenario, if a test limit were to be designed that would screen out the incompliant devices, inaccuracies in it could result in significant overkill. This is because the slope of the distribution curve may be high when considering probabilities as high as a few percent, such that adding a margin that would prevent excessive test escapes could result in costly overkill. This scenario must be avoided even at the cost of considerable added area and design effort, as it defeats the purpose of low-cost testing and can significantly impact profitability in large volumes.

It should be stressed that design-for-manufacturability (DFM), which implies low-cost productization and high yield, is of paramount importance in consumer market high-volume SoCs, as profitability greatly depends on it.

At the earliest stages of the design of a potentially marginal circuit, built-in compensation mechanisms, allowing ‘self-healing’ of that circuit, must be incorporated, such that a parameter of interest could be tuned into its targeted range over all process corners with a probability approaching 100%. Even the duplication of a circuit, with selection-switching built around it, as shown in Fig. 8, and discussed in Sect. 7, may be a cost effective solution. This is because the additional silicon area may have a negligible impact on the overall cost, whereas the previously discussed consequences of higher cost testing and yield losses may have a worse impact on profitability.

A post-fabrication approach to dealing with such scenario would be the redefinition of the performance specifications, which are anyway usually somewhat arbitrary numerical limits that presumably correspond to user experiences, as stated in [17]. As explained in Sect. 4, the newly defined soft specifications can correspond to the actual statistical distribution characterized in the fabricated device over a sufficiently large volume. This is less feasible when the performance parameter of interest is derived from a standard or a regulatory limit, although many of these are also set somewhat arbitrarily and can tolerate small violations of low probability.
7. Self-Calibration/Compensation

Several examples for built-in calibration/compensation may be found in [1]–[4], where parameters such as the DCO’s modulation gain and the time-to-digital (TDC) step size are internally measured and calibration is realized digitally. Additional examples of similar nature may be found in [10]–[15], such as an oscillator’s bias current that is adjusted to achieve optimal phase noise performance [10].

A different class of built-in compensation, targeting the minimization of the impact of self-interference, which is not a design parameter, is introduced in [13]–[15]. The concept of design-for-interference-mitigation (DfIM) is introduced in [13], suggesting that provisions of the type made for BiST and self-calibration, shown in Fig. 7, should be extended for the development of self-interference mitigation solutions (e.g., RF loop back, analog mux for receiver’s analog-to-digital converters to allow for internal measurements of analog signals of interest, ability to control clock rates and phases, and ability to control various parameters in the ADPLL).

A different approach to self-compensation may be the selection of a circuit best suited for a particular process corner, as illustrated in Fig. 8. The system is assumed to be capable of measuring the performance parameter internally and selecting the best suited circuit. Alternatively, the system may be able to ascertain the process corner based on a measurement obtained in another circuit, and apply this information across all relevant circuits in the SoC. The area penalty associated with this may be well worth the advantage of self-healing provided by such solution. There should be no power consumption penalty associated with the duplication of circuitry, as only one circuit would be activated, and no pin-count penalty, as this capability is based on fully internal circuitry.

8. Conclusion

The advances in transceiver SoC integration, fueled by the consumer market of high-volume devices, such as mobile phones, has allowed the introduction of revolutionary transceiver architectures, where many building blocks that were traditionally implemented in analog circuitry have been replaced with digital counterparts.

However, many of the functions in a typical transceiver continue to rely on the analog nature, for which performance variability and production testing may be challenging. Several examples were surveyed here, where the SoC’s existing resources, as well as minimal dedicated circuitry that was added to allow testability, are used in order to accommodate different types of built-in measurements that address these challenges. Distinction was made between measurements targeting the self-compensation of a circuit, such as the self-adjustment of bias current in an oscillator [10], and those targeting the detection of defects in it as part of ‘final testing’ at production, such as the scanning of DCO capacitors [7].

In order to maintain reasonable profit margins and ensure cost competitiveness for a consumer market SoC, a design-for-manufacturability (DfM) approach must be employed, which would consider all aspects of self-compensation and testability for its analog circuitry. A design effort and associated silicon area must be allocated to this, as has been common practice in digital designs for many years.

Furthermore, it is advantageous to employ a soft-specifications strategy wherein the distribution of performance, determined through characterization over a large volume of devices, defines the performance specifications in a statistical fashion, thereby eliminating the need to accurately measure performance parameters against hard limits that are defined as per the traditional specification methodology.

References


