Keyword List
Japanese Page
SITE TOP
Login
To browse Full-Text PDF.
>
Forgotten your password?
Menu
Search
Full-Text Search
Search(JPN)
Latest Issue
A Fundamentals
Trans.Fundamentals.
JPN Edition(in Japanese)
B Communications
Trans.Commun.
JPN Edition(in Japanese)
C Electronics
Trans.Electron.
JPN Edition(in Japanese)
D Information & Systems
Trans.Inf.&Syst.
JPN Edition(in Japanese)
Abstracts of JPN Edition
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Archive
Volume List
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Transactions (1976-1990)
Volume List [JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
Editorial Board & Reviewers
Open Access Papers
Trans. Commun.
Trans. Commun.(JPN Edition)
Link
Subscription
Join IEICE
Library/Nonmember
Pay Per View
A Fundamentals
B Communications
C Electronics
D Information & Systems
For Authors
IEICE Home Page
Citation Index
Privacy Policy
Copyright & Permissions
Copyright (c) by IEICE
Keyword : signed-digit number representation
A High-Speed Binary to Residue Converter Using a Signed-Digit Number Representation
Makoto SYUTO
Eriko SATAKE
Koichi TANNO
Okihiko ISHIZUKA
Publication:
IEICE TRANSACTIONS on Information and Systems
Publication Date:
2002/05/01
Vol.
E85-D
No.
5
pp.
903-905
Type of Manuscript:
LETTER
Category:
VLSI Systems
Keyword:
residue number system
,
signed-digit number representation
,
binary to residue converter
,
carry-free addition
,
Summary
|
Full Text:PDF
Modulo 2
p
-1
Arithmetic Hardware Algorithm Using Signed-Digit Number Representation
Shugang WEI
Kensuke SHIMIZU
Publication:
IEICE TRANSACTIONS on Information and Systems
Publication Date:
1996/03/20
Vol.
E79-D
No.
3
pp.
242-246
Type of Manuscript:
LETTER
Category:
Computer Hardware and Design
Keyword:
residue number system
,
redundant modular representation
,
signed-digit number representation
,
Mersenne number
,
binary adder tree
,
Summary
|
Full Text:PDF