IEICE SEARCH SYSTEM

Keyword : side-channel attacks

Evaluation of Information Leakage from Cryptographic Hardware via Common-Mode Current Yu-ichi HAYASHI Naofumi HOMMA Takaaki MIZUKI Takeshi SUGAWARA Yoshiki KAYANO Takafumi AOKI Shigeki MINEGISHI Akashi SATOH Hideaki SONE Hiroshi INOUE
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2012/06/01 Vol. E95-C No. 6 pp. 1089-1097 Type of Manuscript: PAPER Category: Electronic Components Keyword: information security, electromagnetic information leakage, cryptographic modules, side-channel attacks, common-mode currents,
	Summary \| Full Text:PDF (2.3MB)

Toward Effective Countermeasures against an Improved Fault Sensitivity Analysis Yang LI Kazuo OHTA Kazuo SAKIYAMA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2012/01/01 Vol. E95-A No. 1 pp. 234-241 Type of Manuscript: Special Section PAPER (Special Section on Cryptography and Information Security) Category: Implementation Keyword: side-channel attacks, fault sensitivity analysis, countermeasures, WDDL, AES,
	Summary \| Full Text:PDF (558.7KB)

A Design Methodology for a DPA-Resistant Circuit with RSL Techniques Daisuke SUZUKI Minoru SAEKI Koichi SHIMIZU Akashi SATOH Tsutomu MATSUMOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2010/12/01 Vol. E93-A No. 12 pp. 2497-2508 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Logic Synthesis, Test and Verification Keyword: side-channel attacks, differential power analysis, hardware countermeasure, random switching logic, CMOS logic circuit,
	Summary \| Full Text:PDF (2.2MB)

Multiple-Valued Constant-Power Adder and Its Application to Cryptographic Processor Naofumi HOMMA Yuichi BABA Atsushi MIYAMOTO Takafumi AOKI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2010/08/01 Vol. E93-D No. 8 pp. 2117-2125 Type of Manuscript: Special Section PAPER (Special Section on Multiple-Valued Logic and VLSI Computing) Category: Application of Multiple-Valued VLSI Keyword: cryptographic processors, side-channel attacks, arithmetic circuits, multiple-valued logic, RSA cryptosystem,
	Summary \| Full Text:PDF (976KB)

A High-Resolution Phase-Based Waveform Matching and Its Application to Side-Channel Attacks Naofumi HOMMA Sei NAGASHIMA Takeshi SUGAWARA Takafumi AOKI Akashi SATOH
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/01/01 Vol. E91-A No. 1 pp. 193-202 Type of Manuscript: Special Section PAPER (Special Section on Cryptography and Information Security) Category: Side Channel Attacks Keyword: side-channel attacks, DPA, DEMA, cryptographic module, waveform matching, phase-only correlation,
	Summary \| Full Text:PDF (1.2MB)

An Analysis of Leakage Factors for Dual-Rail Pre-Charge Logic Style Daisuke SUZUKI Minoru SAEKI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/01/01 Vol. E91-A No. 1 pp. 184-192 Type of Manuscript: Special Section PAPER (Special Section on Cryptography and Information Security) Category: Side Channel Attacks Keyword: side-channel attacks, differential power analysis, hardware countermeasure, dual-rail pre-charge logic style, CMOS logic circuit,
	Summary \| Full Text:PDF (585.3KB)

Random Switching Logic: A New Countermeasure against DPA and Second-Order DPA at the Logic Level Daisuke SUZUKI Minoru SAEKI Tetsuya ICHIKAWA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2007/01/01 Vol. E90-A No. 1 pp. 160-168 Type of Manuscript: Special Section PAPER (Special Section on Cryptography and Information Security) Category: Side Channel Attacks Keyword: side-channel attacks, differential power analysis, hardware countermeasure, second-order DPA random switching logic, CMOS logic circuit,
	Summary \| Full Text:PDF (737.9KB)

Leakage Analysis of DPA Countermeasures at the Logic Level Minoru SAEKI Daisuke SUZUKI Tetsuya ICHIKAWA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2007/01/01 Vol. E90-A No. 1 pp. 169-178 Type of Manuscript: Special Section PAPER (Special Section on Cryptography and Information Security) Category: Side Channel Attacks Keyword: side-channel attacks, differential power analysis, hardware countermeasure, CMOS logic circuit, second-order DPA,
	Summary \| Full Text:PDF (753.1KB)